

LAYER STACK LEGEND\_SEE NOTE 3 FOR MATERIAL (COPPER THICKNESS IS @ FINISHED THICKNESS)

Material	Layer	Thickness	Dielectric	Material Type	Gerber
	SILKSCREEN_TOP			Legend	GTO
Surface Material	SOLDERMASK_TOP	0.0004in	Solder Resist	Solder Mask	GTS
Copper	METAL1_TOP	0.0018in		Signal	GTL
Core		0.0050in	ROGERS 6202	Dielectric	
Copper	METAL2_BOT	0.0018in		Signal	GBL
<b>Total thickness: 0.0090in</b>					


NOTES: (UNLESS OTHERWISE SPECIFIED)

- BOARD FABRICATION METHODS MUST COMPLY WITH:  
FABRICATE IN ACCORDANCE WITH IPC-6018B, per IPC-6011, CLASS 2.
- ARTWORK FORMAT: GERBER 274X  
GERBER DATA SUPPLIED WITH DESIRED FINAL TRACE WIDTHS. PROCESS  
COMPENSATION TRACE WIDTH ADJUSTMENTS TO BE DONE BY PCB FABRICATOR
- MATERIAL:  
NUMBER OF LAYERS: 2 LAYERS  
METAL 1 0.5oz. Rolled Copper (Plus plating)  
CORE 1: ROGERS 6202, .005in. THICK  
METAL 2 0.5oz. Rolled Copper (Plus plating)  
SOLDERMASK TOP: LPI (LIQUID PHOTO-IMAGEABLE), GREEN OR LDI (LASER DIRECT IMAGEABLE),  
GREEN. MAX FINISH THICKNESS OF SOLDERMASK TO BE 0.001in.  
SILKSCREEN TOP: HIGH TEMPERATURE, NON-CONDUCTIVE, WHITE EPOXY BASED INK.
- FINISH PLATING:  
A. METAL 1(TOP) AND METAL 2(BOTTOM):  
ENEPIG (ELECTROLESS NICKEL, ELECTROLESS PALLADIUM, IMMERSION GOLD)  
ENEPIG PLATING POST SOLDERMASK (ONLY ON OPENINGS)
- FINISHED BOARD THICKNESS: (0.009in) ±.003in.
- COPPER IS PULLED BACK PER GERBER DATA FROM EDGE OF BOARD ON METAL 1 (TOP)  
AND METAL 2 (BOTTOM) EXCEPT IN AREA THAT IS EDGE PLATED PER INSTRUCTIONS ON PAGE 2.
- TOLERANCE:  
A. PC BOARD OUTLINE: ±0.002in.  
B. POSITION OF INTERNAL CUTOUT RELATIVE TO PCB OUTLINE ± .002.
- METALIZATION MUST BE FREE FROM CONTAMINATION AND DEBRIS.
- BURRS SHALL NOT EXCEED 0.002in.
- VIA PLATING/FILLING:  
ALL PLATED THRU HOLES TO BE PLATED TO 0.0007in. MIN. THICKNESS.
- SINGULATION: EXTERNAL OUTLINE AND INTERNAL CUTOUTS ARE TO BE COMPLETED  
VIA OPTICAL (LENZ) ROUTING OR LASER. LASER ROUTING IS AUTHORIZED ONLY IF IT  
YIELDS A WIRE-BONDABLE SURFACE ADJACENT TO THE LASER-SAWN EDGE.
- FINISHED Cu THICKNESS TO BE .0018 ± .0005.
- CONDUCTOR WIDTHS AND SPACING TO BE WITHIN 0.001in. OF CAD DATABASE.
- SOLDERMASK IN PLATED-THRU HOLES IS ACCEPTABLE AS LONG AS IT DOES  
NOT EXIST ON BACKSIDE OF BOARD.
- ALL HOLES TO BE LOCATED WITHIN ±0.003 OF CAD DATABASE.
- NO VENDOR MARKING OR SERIALIZATION ALLOWED.
- DELIVER BOARDS BAGGED AS SINGLES
- NO ELECTRICAL TEST NEEDED.

SUPPLIER MUST SEND EMAIL TO EVBHOLD@QORVO.COM IF JOB IS PLACED ON HOLD  
SUPPLIER SHALL SEND A COPY OF FINAL WORKING GERBERS TO CEADS@QORVO.COM

Drill Table (HOLE SIZES ARE DRILLED SIZE)

Symbol	Count	Hole Size	Plated	Drill Layer Pair
C	4	6.0mil(0.15mm)	Plated	METAL1_TOP - METAL2_BOT
B	221	15.0mil(0.38mm)	Plated	METAL1_TOP - METAL2_BOT
A	4	100.0mil(2.54mm)	Plated	METAL1_TOP - METAL2_BOT
229 Total				



REFERENCE NOTE: Uses TGA2222-4000[1]\_CAL SAP No. 285104

\* FOR MULTIPLE DRILL PROCESS JOBS SEE: \*.DRL, \*.DR1, \*.DR2, etc.

UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCHES	SAP MATERIAL NUMBER: 291955			
	APPROVAL AND RELEASE RECORDS MAINTAINED IN PDE			
DESIGNER: OMARRUFO	ENGR. B.ZHAO	TITLE: QPA2226D EVALUATION PCB DESIGN PACKAGE		
INTERPRET DRAWING PER ANSI/ASME Y14.5 - 2009	PDE CONTROLLED		SIZE: B	DOCUMENT NUMBER: QPA2226D-4000
THIRD ANGLE PROJECTION	DO NOT SCALE DRAWING		PROTOTYPE INSTANCE: N/A	REV. A
SHEET 1 OF 7		CAD: ALTIUM DESIGNER		SCALE: 2:1