

Design Rules Verification Report

Filename : C:\Users\tt032358\Desktop\6461_PCB_QPD1006-4000_BHenricksen_09-06-17\VO
1\Design\QPD1006-4001\QPD1006-4001.PcbDoc

Warnings 0
Rule Violations 0

Warnings	
Total	0

Rule Violations	
Clearance Constraint (Gap=5mil) (All),(All)	0
Short-Circuit Constraint (Allowed=No) (All),(All)	0
Un-Routed Net Constraint ((All))	0
Modified Polygon (Allow modified: No), (Allow shelved: No)	0
Width Constraint (Min=10mil) (Max =10mil) (Preferred=10mil) (All)	0
Power Plane Connect Rule(Direct Connect)(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4)	0
Hole Size Constraint (Min=1mil) (Max =1000mil) (All)	0
Hole To Hole Clearance (Gap=5mil) (All),(All)	0
Minimum Solder Mask Sliver (Gap=5mil) (All),(All)	0
Silk To Solder Mask (Clearance=10mil) (IsPad),(All)	0
Silk to Silk (Clearance=10mil) (All),(All)	0
Net Antennae (Tolerance=0mil) (All)	0
Board Clearance Constraint (Gap=0mil) (All)	0
Height Constraint (Min=0mil) (Max =1000mil) (Preferred=500mil) (All)	0
Total	0