

PAC5556 Device User Guide

Power Application Controller®

Configurable Analog Front End™
Application Specific Power Drivers™
Arm® Cortex®-M4F Controller Core

The Qorvo logo consists of the word "QORVO" in a bold, black, sans-serif font. A registered trademark symbol (®) is located at the bottom right corner of the "O".

TABLE OF CONTENTS

1	OVERVIEW	11
2	STYLE AND FORMATTING CONVENTIONS.....	12
2.1	Number Representation	12
2.2	Formatting Styles.....	12
3	ARCHITECTURAL BLOCK DIAGRAM	13
4	INFO2 FLASH MEMORY MAP	14
5	ANALOG REGISTER ACCESS	15
5.1	Overview.....	15
5.2	Functional Description	15
5.3	USART Configuration	16
5.4	Protocol	16
5.5	Write Register Example	16
5.6	Read Register Example	17
6	PAC5556 IO.....	18
6.1	Overview.....	18
6.2	ADC Channels	19
6.3	Digital Peripheral Pins.....	20
7	PAC5556 ADC MUXes	22
7.1	System Block Diagram.....	22
7.2	ADC MUX.....	23
7.3	AFE MUX.....	23
7.4	PWRMON MUX.....	25
8	EMUX	27
9	CONFIGURABLE POWER MANAGER	29
9.1	Features	29
9.2	System Block Diagram.....	29
9.3	Functional Description	30
9.4	High-Voltage Buck (HV-BUCK)	30
9.5	VP Low Warning	30

9.6	Power Manager Faults.....	31
9.7	Temperature Warnings and Faults.....	32
9.8	Register Summary	33
9.9	Register Detail	34
9.9.1	SOC.FAULT.....	34
9.9.2	SOC.STATUS.....	35
9.9.3	SOC.MISC.....	36
9.9.4	SOC.PWRCTL.....	37
9.9.5	SOC.FAULTENABLE.....	38
9.9.6	SOC.WATCHDOG.....	39
9.9.7	SOC.SYSCONF.....	40
10	CONFIGURABLE ANALOG FRONT-END.....	41
10.1	Features	41
10.2	System Block Diagram.....	42
10.3	Functional Description	43
10.4	Enabling the CAFE	43
10.5	Entering Hibernate Mode	43
10.6	Hibernate wake-up using the Wake-Up Timer.....	43
10.7	Hibernate wake-up using Push-Button.....	44
10.8	DAC Output	44
10.9	VREF Output	44
10.10	AIO10.....	46
10.10.1	System Block Diagram	47
10.10.2	AIO1, AIO0 Digital I/O Mode	48
10.10.3	AIO1, AIO0 Differential Amplifier Mode	48
10.11	AIO32.....	51
10.11.1	System Block Diagram	52
10.11.2	AIO3, AIO2 Digital I/O Mode	53
10.11.3	AIO3, AIO2 Differential Amplifier Mode	53
10.12	AIO54.....	56
10.12.1	System Block Diagram	57
10.12.2	AIO5, AIO4 Digital I/O Mode	58

10.12.3	AIO4, AIO5 Differential Amplifier Mode	58
10.13	AIO6.....	61
10.13.1	System Block Diagram	62
10.13.2	AIO6 Digital I/O Mode	63
10.13.3	AIO6 Amplifier Mode	63
10.13.4	AIO6 Comparator Mode	63
10.13.5	AIO6 Special Mode	64
10.14	AIO7.....	65
10.14.1	System Block Diagram	66
10.14.2	AIO7 Digital I/O Mode	68
10.14.3	AIO7 Amplifier Mode	68
10.14.4	AIO7 Comparator Mode	68
10.14.5	AIO7 Special Mode	69
10.15	AIO8.....	72
10.15.1	System Block Diagram	73
10.15.2	AIO8 Digital I/O Mode	74
10.15.3	AIO8 Amplifier Mode	74
10.15.4	AIO8 Comparator Mode	74
10.15.5	Comparator Reference	74
10.15.6	AIO8 Special Mode	75
10.16	AIO9.....	78
10.16.1	System Block Diagram	79
10.16.2	AIO9 Digital I/O Mode	80
10.16.3	AIO9 Amplifier Mode	80
10.16.4	AIO9 Special Mode	82
10.17	Register Summary.....	84
10.18	Register Detail.....	85
10.18.1	SOC.CFGAIO0.....	85
10.18.2	SOC.CFGAIO1.....	86
10.18.3	SOC.CFGAIO2.....	87
10.18.4	SOC.CFGAIO3.....	88
10.18.5	SOC.CFGAIO4.....	89

10.18.6	SOC.CFGAIO5.....	90
10.18.7	SOC.CFGAIO6.....	91
10.18.8	SOC.CFGAIO7.....	92
10.18.9	SOC.CFGAIO8.....	93
10.18.10	SOC.CFGAIO9.....	94
10.18.11	SOC.SIGSET	95
10.18.12	SOC.HPDACH	96
10.18.13	SOC.HPDACL.....	96
10.18.14	SOC.LPDACH.....	96
10.18.15	SOC.LPDACL	96
10.18.16	SOC.SHCFG1.....	97
10.18.17	SOC.SHCFG2.....	98
10.18.18	SOC.PROTINTEN.....	99
10.18.19	SOC.PROTSTAT	100
10.18.20	SOC.DOUTSIG0	101
10.18.21	SOC.DOUTSIG1	101
10.18.22	SOC.DINSIG0	102
10.18.23	SOC.DINSIG1	102
10.18.24	SOC.CFGIO1	103
10.18.25	SOC.SIGINTEN	104
10.18.26	SOC.SIGINTF	105
10.18.27	SOC.BLANKING	106
10.18.29	SOC.SPECCFG0	107
10.18.30	SOC.SPECCFG1	108
10.18.31	SOC.SPECCFG2	109
10.18.32	SOC.SPECCFG3	110
11	APPLICATION SPECIFIC POWER DRIVER.....	111
11.1	Features	111
11.2	System Block Diagram.....	112
11.3	Functional Description	113
11.4	High-Side Gate Drivers	113
11.5	Low-Side Gate Drivers.....	114

11.6	Enabling the ASPD	115
11.7	Driver Protection	115
11.8	Cycle by Cycle Current Limit.....	116
11.9	Boot-strap Pre-Charge.....	118
11.10	Low-side Gate Driver Short Protection	118
11.11	VP UVLO Configuration.....	118
11.12	Register Summary.....	119
11.13	Register Detail.....	120
11.13.1	SOC.CFGDRV1	120
11.13.2	SOC.CFGDRV2	121
11.13.3	SOC.CFGDRV3	122
11.13.4	SOC.STATDRV.....	123
11.13.5	SOC.CFGDRV4	124
11.13.6	SOC.DRV_FLT	124
11.13.7	SOC.ENDRV	124
11.13.8	SOC.WDTPASS.....	125
12	LEGAL INFORMATION	126

LIST OF FIGURES

Figure 3-1 PAC5556 Architectural Block Diagram.....	13
Figure 5-1 PAC5556 Register Access.....	15
Figure 5-2 Analog Peripheral Register Write Timing	17
Figure 5-3 Analog Peripheral Register Read Timing	17
Figure 6-1 GPIO and DPM Block Diagram	18
Figure 7-1 PAC5556 ADC MUX inputs.....	22
Figure 8-1 EMUX Timing Diagram	28
Figure 9-1 CPM System Block Diagram.....	29
Figure 10-1 CAFE System Block Diagram	42
Figure 10-2 AIO10 Block Diagram.....	47
Figure 10-3 AIO32 Block Diagram.....	52
Figure 10-4 AIO54 Block Diagram.....	57
Figure 10-5 AIO6 System Block Diagram.....	62
Figure 10-6 AIO7 System Block Diagram.....	66
Figure 10-7 AIO8 System Block Diagram.....	73
Figure 10-8 AIO9 System Block Diagram.....	79
Figure 11-1 ASPD System Block Diagram	112
Figure 11-2 ASPD High-Side Gate Drivers.....	113
Figure 11-3 ASPD Low-Side Gate Drivers	114
Figure 11-3 Cycle by Cycle Current Limit.....	116

LIST OF TABLES

Table 6-1 PAC5556 ADC Input Pins	19
Table 6-2 PAC5556 Digital Peripheral Pins.....	20
Table 7-1 PAC5556 ADC MUX channels	23
Table 7-2 PAC5556 ADC MUX channels	25
Table 7-3 PAC5556 ADC MUX channels	26
Table 9-1 CPM Register Summary.....	33
Table 10-1 CAFE Register Summary	84
Table 11-1 ASPD Register Summary.....	119

LIST OF REGISTERS

Register 9-1 SOC.FAULT (Fault Condition, 00h).....	34
Register 9-2 SOC.STATUS (System Status, 01h).....	35
Register 9-3 SOC.MISC (SOC Miscellaneous Configuration, 02h).....	36
Register 9-4 SOC.PWRCTL (Power Control, 03h)	37
Register 9-5 SOC.FAULTENABLE (Fault mask, 04h)	38
Register 9-6 SOC.WATCHDOG (SOC Watchdog Configuration, 05h)	39
Register 9-7 SOC.SYSCONF (System Configuration, 2Bh)	40
Register 10-1 SOC.CFGAIO0 (AIO0 Configuration, 06h)	85
Register 10-2 SOC.CFGAIO1 (AIO1 Configuration, 07h)	86
Register 10-3 SOC.CFGAIO2 (AIO2 Configuration, 08h)	87
Register 10-4 SOC.CFGAIO3 (AIO3 Configuration, 09h)	88
Register 10-5 SOC.CFGAIO4 (AIO4 Configuration, 0Ah).....	89
Register 10-6 SOC.CFGAIO5 (AIO5 Configuration, 0Bh).....	90
Register 10-7 SOC.CFGAIO6 (AIO6 Configuration, 0Ch)	91
Register 10-8 SOC.CFGAIO7 (AIO7 Configuration, 0Dh)	92
Register 10-9 SOC.CFGAIO8 (AIO8 Configuration, 0Eh).....	93
Register 10-10 SOC.CFGAIO9 (AIO9 Configuration, 0Fh)	94
Register 10-11 SOC.SIGSET (Signal Manager Configuration, 10h).....	95
Register 10-12 SOC.HPDACH (HPDAC High Setting, 11h)	96
Register 10-13 SOC.HPDACL (HPDAC Low Setting, 12h)	96
Register 10-14 SOC.LPDACH (LPDAC High Setting, 13h)	96
Register 10-15 SOC.LPDAC1 (LPDAC Low Setting, 14h).....	96
Register 10-16 SOC.SHCFG1 (Sample and Hold Configuration, 15h)	97
Register 10-17 SOC.SHCFG2 (Sample and Hold Configuration 2, 16h)	98
Register 10-18 SOC.PROTINTEN (Protection Interrupt Enable, 17h)	99
Register 10-19 SOC.PROTSTAT (Protection Interrupt Status, 18h).....	100
Register 10-20 SOC.DOUTSIG0 (Digital Output 0, 19h)	101
Register 10-21 SOC.DOUTSIG1 (Digital Output 1,1Ah).....	101
Register 10-22 SOC.DINSIG0 (Digital Input 0, 1Bh)	102
Register 10-23 SOC.DINSIG1 (Digital Input 1, 1Ch)	102
Register 10-24 SOC.CFGIO1 (AIO10-AIO13 Configuration 1, 1Dh).....	103
Register 10-25 SOC.SIGINTEN (AIO Interrupt Enable Configuration, 1Fh).....	104
Register 10-26 SOC.SIGINTF (AIO Interrupt Flag, 20h).....	105
Register 10-27 SOC.BLANKING (Comparator Blanking Configuration, 21h).....	106
Register 10-28 SOC.SPECCFG0 (AIO7 Comparator Hysteresis Configuration, 22h).....	107
Register 10-29 SOC.SPECCFG1 (AIO8/9 Comparator Hysteresis Configuration, 23h).....	108
Register 10-30 SOC.SPECCFG2 (AIO7/8 Comparator MUX Input Configuration, 24h)	109
Register 10-31 SOC.SPECCFG3 (AIO9 Comparator MUX Input Configuration, 25h)	110
Register 11-1 SOC.CFGDRV1 (Driver Configuration 1, 27h)	120
Register 11-2 SOC.CFGDRV2 (Driver Configuration 2, 28h)	121
Register 11-3 SOC.CFGDRV3 (Driver Configuration 3, 29h)	122

Register 11-4 SOC.STATDRV (Driver Status, 2Ah)	123
Register 11-5 SOC.CFGDRV4 (Driver Configuration 4, 7Bh)	124
Register 11-6 SOC.DRV_FLT (Driver Fault Flag, 7Ch)	124
Register 11-7 SOC.ENDRV (Driver Manager Enable, 7Dh)	124
Register 11-8 SOC.WDTPASS (WDT Password, 7Eh)	125

1 OVERVIEW

This document is the PAC5556 Device User Guide. It details the operation of the analog peripherals in the PAC5556.

For detailed information on the MCU and Digital Peripherals in the PAC5556, see the [PAC55XX Family User Guide](#).

2 STYLE AND FORMATTING CONVENTIONS

This chapter describes the formatting and styles used throughout this document.

2.1 Number Representation

Numbers other than decimal will have a postfix indicator. All numbers use little endian formatting, with the most significant bit/digit to the left. Digits for binary and hexadecimal representation are grouped with a single space every four digits to improve readability. Binary numbers use “b” as a postfix and hexadecimal numbers use “h” as a postfix.

For example, 1011b binary = Bh hexadecimal = 11 decimal.


2.2 Formatting Styles

TYPE	EXAMPLE	DESCRIPTION
Register Name	RTCCTL	Register names use a capital letter and boldface type.
Register Bit(s)	RTCCTL.RTCCLKDIV	Register bits are always represented with the register name separated with a period.
Function selected by register bit(s)	[RTCCTL.RTCCLKDIV]	Within text blocks, functions selected with a register bit setting are set in brackets. For example [RTCCTL.RTCCLKDIV] means divider settings /2 to /65536.
Pin Function	PA5	Pin functions use capital letters
Internal signals	<i>PWMA3</i>	Internal signals use <i>italicized</i> font.
Formulas	CLK = FCLK / DIV	Formulas use monospaced text.
Links	Link	Hyperlinks are <u>underlined</u> and blue.
CPU Mnemonic	MRS	CPU Mnemonic uses monospaced text.
Operands	{Rd, }, Rn, Rm	Operands use monospaced <i>italic</i> text.
Code examples	b loopA	Code examples use monospaced text.

3 ARCHITECTURAL BLOCK DIAGRAM

For Below is an architecture block diagram of the PAC5556 device.

Figure 3-1 PAC5556 Architectural Block Diagram



4 INFO2 FLASH MEMORY MAP


5 ANALOG REGISTER ACCESS

5.1 Overview

All analog registers in the PAC5556 are accessible through a SOC bus in the device. Unlike registers in the MCU (SRAM and digital peripheral registers), these analog registers are not memory mapped.

The block diagram below shows the different system busses that the MCU uses to access the different system registers.

Figure 5-1 PAC5556 Register Access



The PAC5556 contains two register buses: the AHB bus and the APB bus.

The AHB bus allows the MCU and Debug Port access to FLASH and SRAM via the Memory Controller. To access other digital peripheral connected to the APB bus, there is a bridge from the AHB to the APB bus so that the MCU or Debug Port can perform memory-mapped register access to all digital peripherals. Some digital peripherals such as timers are flexibly connected to IO using the DPM bus.

To access the Analog peripherals, the USARTA SPI peripheral is used to generate read and write transactions to the Analog registers using the DPM and GPIOA.

5.2 Functional Description

External programming interfaces such as JTAG and SWD or the Arm® Cortex®-M4F MCU may perform memory-mapped accesses to USART A through the AHB and APB busses on the device.

USART A is a serial communication peripheral that supports a SPI-like protocol that can be used to communicate to the Analog Peripherals for read and write transactions. The Digital

Peripheral MUX (DPM) may be configured to connect the USART A SPI signals to GPIO A, where they are connected to the Analog peripherals.

5.3 USART Configuration

USART A acts as a SPI bus master to communicate with the Analog Peripherals. The USART A signals that are used for this communication are:

- *USASCLK* – USART A SPI Clock
- *USAMOSI* – USART A Master-Out/Slave-In
- *USAMISO* – USART A Master-In/Slave-Out
- *USASS* – USART A Slave Select

In order to communicate with the Analog Peripherals, the USART A should have the following configuration:

- 8-bit mode
- SCLK active high
- CPH is sample/setup
- SS active low

When communicating with the Analog Peripherals, the maximum SCLK frequency is 25MHz.

5.4 Protocol

The protocol for communicating with the Analog Peripherals is a simple two-byte protocol.

The first byte is always the address, which includes a 7-bit address [7:1] and a write bit [0]. For write operations, the write bit [0] is set to 1b. For read operations, the write bit [0] is set to 0b.

For write operations, the 2nd byte will be the 8-bit data to write to the given address.


For read operations, the 2nd byte is ignored and MISO will contain the 8-bit data read from the given address.

5.5 Write Register Example

To write the **HPDACH** register (address 11h) with the value 28h, issue the following transactions to USART A:

- Write **SSPADAT** with the value 23h (11h << 1 | 1b for write transaction)
- Write **SSPADAT** with the value 28h

The timing diagram from a write operation is shown below.


Figure 5-2 Analog Peripheral Register Write Timing

5.6 Read Register Example

To read the contents of the **HPDACH** register, issue the following transactions to USART A:

- Write **SSPADAT** with the value 22h ($11h \ll 1$ | 0b for read transaction)
- Write **SSPADAT** with a dummy character
- Read last data from MISO from **SSPADAT**, this is the register value

The timing diagram from a read operation is shown below.

Figure 5-3 Analog Peripheral Register Read Timing

For more information on how to configure the DPM to support the USART A peripheral for communicating with the Analog Registers, see the PAC55XX Family User Guide.

6 PAC5556 IO


6.1 Overview

The Digital Peripheral MUX (DPM) on the PAC55XX family allows flexible assignment of peripheral functions to IO pins.

Each member of the family has a different set of IO pins that are available. It is important during application design that the designer consider the available IO pins to make sure the necessary peripherals will be available.

Below is a diagram of the GPIO and MUX structure.

Figure 6-1 GPIO and DPM Block Diagram



Each IO can be configured to select 1 of up to 8 digital peripheral signals. Some IOs also may be used as an ADC input. For information on how to configure the IO for each of these situations, see the PAC55XX Family User Guide.

The PAC5556 has the following IO pins available for application use:

- PA[7:0], PC[6:4] – Reserved for MMPM, ASPD, CAFE
- PB[2:0] – Reserved for ASPD
- PE[7:0]
- PF[7:0]

6.2 ADC Channels

The ADC channels that are available on the PAC5556 are shown in the table below.

Table 6-1 PAC5556 ADC Input Pins

ADC Channel	IO PIN
ADC0	PG7 ¹
ADC4	PF4
ADC5	PF5
ADC6	PF6
ADC7	PF7

¹ Available for sampling channels in the CAFE only

6.3 Digital Peripheral Pins

The digital peripheral functions that are available in the PAC5556 are shown below.

Table 6-2 PAC5556 Digital Peripheral Pins

PORT	Pin	GPIOxMUXS.Py							
		000b	001b	010b	011b	100b	101b	110b	111b
GPIOA	P0	GPIOA0							
	P1	GPIOA1	EMUXD						
	P2	GPIOA2	EMUXC						
	P3	GPIOA3	USASCLK	USBSCLK					
	P4	GPIOA4	USAMOSI	USBMOSI					
	P5	GPIOA5	USAMISO	USBMISO					
	P6	GPIOA6	USASS	USBSS					
	P7	GPIOA7							
GPIOB	P0	GPIOB0	TAPWM0	TBPWM0					
	P1	GPIOB1	TAPWM1	TBPWM1					
	P2	GPIOB2	TAPWM2	TBPWM2					
	P4	GPIOB4	TAPWM4	TBPWM4					
	P5	GPIOB5	TAPWM5	TBPWM5					
	P6	GPIOB6	TAPWM6	TBPWM6					
GPIOC	P4	GPIOC4	TBPWM4	TCPWM4	TCQEPIDX	USBMOSI	USCSCLK	CANRXD	I2CSCL
	P5	GPIOC5	TBPWM5	TCPWM5	TCQEPPHA	USBMISO	USCSS	CANTXD	I2CSDA
	P6	GPIOC6	TBPWM6	TCPWM6	TCQEPPHB	USBSCLK	USCMOSI		EMUXD
GPIOE	P0	GPIOE0	TCPWM4	TDPWM0	TAIDX	TBIDX	USCSCLK	I2CSCL	EMUXC
	P1	GPIOE1	TCPWM5	TDPWM1	TAPHA	TBPHA	USCSS	I2CSDA	EMUXD
	P2	GPIOE2	TCPWM6	TDPWM2	TAPHB	TBPHB	USCMOSI	CANRXD	EXTCLK
	P3	GPIOE3	TCPWM7	TDPWM3	FRCLK		USCMISO	CANTXD	
	P4	GPIOE4	TCPWM4	TDPWM4	TDQEPIDX	USBSCLK	USDMOSI	I2CSCL	
	P5	GPIOE5	TCPWM5	TDPWM5	TDQEPPHA	USBSS	USDMISO	I2CSDA	
	P6	GPIOE6	TCPWM6	TDPWM6	TDQEPPHB	USBMOSI	USDCLK	CANRXD	
	P7	GPIOE7	TCPWM7	TDPWM7		USBMISO	USDSS	CANTXD	
GPIOF	P0	GPIOF0	TCPWM0	TDPWM0	TMS/SWDCLK	TBIDX	USBSCLK	TRACECLK	
	P1	GPIOF1	TCPWM1	TDPWM1	TMS/SWDIO	TBPHA	USBSS	TRACED0	
	P2	GPIOF2	TCPWM2	TDPWM2	TDI	TBPHB	USBMOSI	TRACED1	
	P3	GPIOF3	TCPWM3	TDPWM3	TDO	FRCLK	USBMISO	TRACED2	
	P4	GPIOF4	TCPWM4	TDPWM4		TCIDX	USDCLK	TRACED3	EMUXC

P5	GPIOF5	TCPWM5	TDPWM5		TCPHA	USDSS		EMUXD
P6	GPIOF6	TCPWM6	TDPWM6		TCPHB	USDMOSI	CANRXD	I2CSCL
P7	GPIOF7	TCPWM7	TDPWM7			USDMISO	CANTXD	I2CSDA

For more information on how to configure the DPM for the PAC5556, see the PAC55XX Family User Guide.


7 PAC5556 ADC MUXes

The PAC5556 allows the user to internally monitor the various internal and external analog channels through a series of MUXes on the MCU and AFE.

7.1 System Block Diagram

The various MUXes that are used for signal sampling are shown in the diagram below.

Figure 7-1 PAC5556 ADC MUX inputs



There are three main MUXes in the PAC5556:

- ADC MUX
- AFE MUX
- PWRMON MUX

7.2 ADC MUX

The ADC MUX is an 8-channel MUX local to the ADC on MCU that is directly controlled by either by registers in the MCU, or automatically by the ADC DTSE.

To configure the ADC for manual mode, set **ADCCTL.MODE** to 00b. When the ADC is in manual mode, **ADCCTL** may be used to enable and configure the ADC, including selecting the MUX channel that is used for sampling.

To configure the ADC for DTSE mode, set **ADCCTL.MODE** to 01b. In DTSE mode, the operation of the ADC and ADC MUX are done automatically in hardware according the DTSE and ADC configuration.

In the PAC5556, there are 4 external pins and one internal ADC channel that may be configured for ADC analog input that are shown in the table below.

Table 7-1 PAC5556 ADC MUX channels

ADC Channel	MCU I/O PIN	Description
ADC0	PG7	Connected to AFE MUX
ADC4	PF4	Device pin
ADC5	PF5	Device pin
ADC6	PF6	Device pin
ADC7	PF7	Device pin

The ADC0 channel is always used for analog input from the AFE and is connected to the AFE MUX on MCU internal pin PG7. ADC channels ADC<7:4> are directly connected to device pins on the device as shown in the table above.

To use any of these channels as analog inputs to the ADC the IO controller configuration for these pins must be configured as analog input. See the IO Controller section in the PAC55XX User Guide for more information on IO configuration.

7.3 AFE MUX

The AFE MUX is a 16-channel MUX that resides in the AFE. The AFE MUX is used for the internal analog bus that is connected to the output of the differential amplifier, single-ended amplifiers and other channels found in the CAFE.

The MUX select for the AFE MUX may also be controlled directly through the SOC registers or through the EMUX from the MCU's DTSE.

When the ADC is configured for manual mode, the EMUX enable function in the AFE should be disabled. To select the AFE MUX channel using the SOC registers, set **SOC.SHCFG1.EMUXEN** to 0b (disabled). The MUX channel may be selected from **SOC.SHCFG2.MUXA**.

When the ADC is configured for DTSE mode, the EMUX enable function in the AFE should be enabled. To select the AFE MUX channel using the EMUX set **SOC.SHCFG1.EMUXEN** to 1b (enabled). The AFE MUX channel may be selected from the EMUX data sent from the DTSE.

The channels available on the AFE MUX are shown in the table below.

Table 7-2 PAC5556 ADC MUX channels

AFE MUX Channel	Value	Description
DAO10	0000b	Output of Differential Amplifier for AIO10.
DAO32	0001b	Output of Differential Amplifier for AIO32.
DAO54	0010b	Output of Differential Amplifier for AIO54.
AB1	0011b	Analog bus AB1.
AB2	0100b	Analog bus AB2.
AB3	0101b	Analog bus AB3.
AB4	0110b	Analog bus AB4.
AB5	0111b	Analog bus AB5.
AB6	1000b	Analog bus AB6.
AB7	1001b	Analog bus AB7.
AB8	1010b	Analog bus AB8.
AB9	1011b	Analog bus AB9.
AB10 (VPTAT)	1100b	Internal temperature sensor (VPTAT).
AB11 (PWRMON)	1101b	Power Monitor MUX input.
AB12 (VP / 10)	1110b	VP voltage / 10.
AB13 (VREF / 2)	1111b	VREF / 2.

For more information on the configuration and use of the EMUX, see the section below.

7.4 PWRMON MUX

The PWRMON MUX is an 8-channel MUX that resides in the AFE. The PWRMON MUX allows the user to sample internal power regulators for diagnostic purposes without dedicating an external ADC channel.

The MUX select for the PWRMON MUX is always controlled through the SPI bus by writing **SOC.PWRCTL.PWRMON**.

The PWRMON MUX output is on the analog bus channel AB11, which is directly connected to the AFE MUX.

The channels available on the PWRMON MUX are shown in the table below.

Table 7-3 PAC5556 ADC MUX channels

Channel	SOC.PWRCTL.PWRMON	Description
VCORE	000b	V_{CORE} LDO output voltage.
VP x 1/10	001b	V_P MVBB output voltage, scaled by 1/10.
VCC33 x 4/10	010b	V_{CC33} LDO output voltage scaled by 4/10.
VCCIO x 4/10	011b	V_{CCIO} LDO output voltage scaled by 4/10.
VSYS x 4/10	100b	V_{SYS} LDO output voltage scaled by 4/10.
VMS	101b	V_M scaled input voltage.
VPTAT	110b	Internal temperature sensor voltage.
VMS (buffered)	111b	Buffered V_M scaled input voltage.

8 EMUX

The EMUX is a dedicated high-speed, low-latency serial interface to control the ADMUX, AIO7, AIO8, AIO9 POS S/H and the DAOxy S/H using the ADC DTSE sequencing engine.

To enable the EMUX set **SOC.SHCFG1.EMUXEN** = 1b. This will enable the DTSE to command control of the AFE MUX using EMUX data sent by the DTSE.

The EMUX allows high-speed control over the following:

- AFE MUX channel select
- DAO10, DAO32 and DAO54 sample and hold engine
- POS/BEMF sample and hold engine

The format of the EMUX command used to control the AFE MUX is the same as is shown in **SOC.SHCFG2**. The EMUX data is transmitted MSB first.


BIT	NAME	DESCRIPTION
7	POS	BEMF POS Sample and Hold: 0b: Sample POS value 1b: Hold POS value
6	HLD2	DAO54 Sample and Hold Output: 0b: Sample 1b: Hold
5	HLD1	DAO32 Sample and Hold Output: 0b: Sample 1b: Hold
4	HLD0	DAO10 Sample and Hold Output: 0b: Sample 1b: Hold
3:0	MUXA	AFE MUX channel selector when SHCFG1.EMUXEN = 1b. 0000b: DAO10 0001b: DAO32 0010b: DAO54 0011b: AB1 0100b: AB2 0101b: AB3 0110b: AB4 0111b: AB5 1000b: AB6 1001b: AB7 1010b: AB8 1011b: AB9 1100b: AB10 (VPTAT) 1101b: AB11 (PWRMON) 1110b: AB12 (VP * 1/10) 1111b: AB13 (VREF * 5/10)

The BEMF POS sample and hold circuits are toggled based on the POS bit in the EMUX packet with the falling edge of the 1st clock cycle.

The AIO10, AIO32 and AIO54 sample and hold circuits are toggled based on the HLD<2:0> bits with the falling edge of the 4th clock cycle.

The AFE MUX select is switched with the falling edge of the 8th clock based on the data of bits 3:0 of the EMUX packet.

Figure 8-1 EMUX Timing Diagram




9 CONFIGURABLE POWER MANAGER

9.1 Features

- 600V Switching Controller (HV-BUCK)
- 5V Switching Regulator (MV-BUCK) with integrated FET
- 4 linear regulators with power and hibernate management
- High-accuracy voltage reference for ADC and comparators
- Power and temperature monitor, warning, and fault detection
- Extremely low hibernate mode I_Q of 8 μ A

9.2 System Block Diagram

Figure 9-1 CPM System Block Diagram



9.3 Functional Description

The Configurable Power Manager (Figure 9-1 CPM System Block Diagram) is optimized to efficiently provide “all-in-one” power management required by the PAC and associated application circuitry. It incorporates a High-Voltage Buck (HV-BUCK) DC/DC to generate the supply for the integrated gate drivers and a Medium-Voltage Buck Converter (MV-BUCK) to generate an auxiliary 5V supply for other system peripherals.

Four additional linear regulators provide V_{CC10} , V_{CC33} , V_{CC18} and V_{CORE} supplies for 3.3V I/O, 3.3V mixed signal, 1.8V FLASH and 1.2V micro-controller core circuitry. The power manager also handles system functions including internal reference generation, timers, hibernate mode management, and power and temperature monitoring.

9.4 High-Voltage Buck (HV-BUCK)

The HV-BUCK controller (HV-BUCK) converts the motor voltage (V_M) to the gate driver and IC system supply (V_P). The VM input is the HV-BUCK supply regulator input and is connected to the rectified DC motor voltage source. The BST and SRC pins are connected to the boot-strap and source nodes of the power supply, respectively. The BST_CHG pin is used to initially charge the boot-strap capacitor in the HV-BUCK.

The default value for the HV-BUCK output (V_P) is 15V. The user may set this value to 12V or 15V by writing the **SOC.SYSCONF.VPSET** field to 0b (12V) or 1b (15V). The user may also adjust the switching frequency of this controller between 25kHz and 125kHz by setting the **SOC.SYSCONF.HVBUCK_FREQ** field.

9.5 VP Low Warning

If the VP gate driver supply (output of the HV-BUCK) is below the power good state, then the following actions are taken:

- **SOC.STATUS.VPLOW** is set to 1b
- **SOC.STATUS.VPLOW_LATCH** is set to 1b
- If the **SOCFAULTEN.VPFLTEN** bit is set to 1b, the IRQ1 interrupt to the MCU is asserted

This allows the any VPLOW event to be captured in the latch register, even if VP returns to normal operation. When **SOC.STATUS.VPLOW_LATCH** is set to 1b, then this bit will be cleared and the IRQ1 signal to the MCU will be de-asserted.

During this condition, as soon as VP rises above the power good threshold **SOC.STATUS.VPLOW** will be set to 0b.

9.6 Power Manager Faults

The power manager monitors all the power supplies and LDOs for faults during operation.

During a power management fault condition such as under-voltage or over-current each of the power supplies will set a fault bit and certain power supplies can be disabled as a result of the fault. During all power supply faults, **SOC.ENSIG.SMEN**, **SOC.ENDRV.ENDRV** and **SOC.MISC.MCUALIVE** are all set to 0b.

The table below shows the different faults, the fault enable controls, the resulting actions and fault bits that are set after the fault.

Table 1-1. Power Manager Fault Handling

FAULT	FAULT ENABLE	ACTION	FAULT BIT
VP	SOC.FAULTENABLE.VPFLTEN	Disable VP, VSYS, VCCIO, VCORE, VCC18 and VCC33.	SOCFAULT.VPFLT
VSYS	SOC.FAULTENABLE.VSYSFLTEN	Disable VSYS, VCCIO, VCORE, VCC18 and VCC33.	SOCFAULT.VSYSFLT
VCCIO	SOC.FAULTENABLE.LDOFLTEN	Disable VCCIO, VCORE, VCC18 and VCC33.	SOCFAULT.VCCIOFLT SOCFAULT.VCOREFLT SOCFAULT.VCC33FLT
VCORE	SOC.FAULTENABLE.LDOFLTEN	Disable VCCIO, VCORE, VCC18 and VCC33.	SOCFAULT.VCCIOFLT SOCFAULT.VCOREFLT SOCFAULT.VCC33FLT
VCC33	SOC.FAULTENABLE.LDOFLTEN	Disable VCCIO, VCORE, VCC18 and VCC33.	SOCFAULT.VCCIOFLT SOCFAULT.VCOREFLT SOCFAULT.VCC33FLT

To reset the fault condition, the corresponding fault bit(s) should be written to a 1b and then the power supplies will be re-started according to the power supply sequence.

9.7 Temperature Warnings and Faults

The PAC5556 monitors the device temperature for two different thresholds:

- Temperature Warning
- Temperature Fault

When the die temperature exceeds the temperature warning threshold of 140°C, the **SOCFAULT.TMPWARN** bit and the **SOCFAULT.TMPWARN_LATCH** bits are both set to 1b. If the **SOCFAULTENABLE.TMPWARNEN** bit is set to 1b (interrupt not masked), then an interrupt on IRQ1 will be asserted to the MCU. Writing **SOCFAULT.TMPWARN_LATCH** to 1b will reset this bit to 0b and will de-assert the IRQ1 signal.

During this condition, when the temperature falls below 125°C, the **SOCFAULT.TMPWARN** bit will be cleared.

When the die temperature exceeds the fault threshold of 165°C, the **SOCFAULT.TMPFAULT** bit is set to 1b. When this fault occurs, the PAC5556 is forced into hibernate mode and will stay in hibernate mode until the push-button or wake-up timer (if configured) is received.

If the user has not configured the push-button or wake up timer to exit hibernate mode, the PAC5556 will stay in hibernate mode until powered off and on again.

9.8 Register Summary

Table 9-1 CPM Register Summary

ADDRESS	REGISTER	DESCRIPTION	RESET
00h	SOCFAULT	Fault condition indication register	00h
01h	SOCSTATUS	Hardware status condition register	00h
02h	SOCMISC	Miscellaneous features register	00h
03h	SOCPWRCTL	Power Manager control register	00h
04h	SOCFAULTENABLE	Power Manager fault enable register	00h
05h	SOCWATCHDOG	SOC Watchdog configuration register	00h
2Bh	SOCSYSCONF	Power Manager system configuration register	0Ch

9.9 Register Detail

9.9.1 SOCFAULT

Register 9-1 SOCFAULT (Fault Condition, 00h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	TMPWARN	R	0x0	Real-time temperature warning status. When the temperature is greater than the warning threshold, this bit is set to 1b. When the temperature less than the warning threshold, this bit is set to 0b. 0b: No temperature warning 1b: Temperature warning
6	TMPWARN_LATCH	R	0x0	Latched temperature warning status. If the temperature reaches the warning threshold and the SOC.FAULENABLE.TMPWARNEN is set to 1b, this bit is set and IRQ1 is asserted. To clear this bit and the IRQ1 signal, write this bit to 1b. 0b: No temperature warning 1b: Temperature warning
5	TMPFLT	R	0x0	Temperature fault status. If the temperature reaches the fault threshold, this bit is set to 1b. Write 1b to clear. 0b: No temperature fault 1b: Temperature fault
4	VPFLT	R	0x0	DC/DC fault when VP is below UVLO or over-voltage. Set on fault, and cleared when written to 1b. 0b: No VP fault 1b: VP fault
3	VSYSFLT	R	0x0	VSYS fault when VSYS is below UVLO or over-voltage. Set on fault, and cleared when written to 1b. 0b: No VSYS fault 1b: VSYS fault
2	VCCIOFLT	R	0x0	VCCIO fault. Set on fault, and cleared when written to 1b. 0b: No VCCIO fault 1b: VCCIO fault
1	VCC33FLT	R	0x0	VCC33 fault. Set on fault, and cleared when written to 1b. 0b: No VCC33 fault 1b: VCC33 fault
0	VCOREFLT	R	0x0	VCORE fault. Set on fault, and cleared when written to 1b. 0b: No VCORE fault 1b: VCORE fault

9.9.2 SOC.STATUS

Register 9-2 SOC.STATUS (System Status, 01h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	HWRSTAT	R	0x0	Hardware Reset Status. Bit is set on hardware reset and is cleared when written to 1b. 0b: No hardware reset 1b: Hardware reset
6	SRST	R	0x0	Soft Reset Event. Bit is set on software reset event and is cleared when written to 1b. 0b: No software reset 1b: Software reset
5	WDTRSTAT	R	0x0	Watchdog Timer Reset Status. When enabled, this bit is set on Watchdog Timer Reset and cleared when written to 1b. 0b: No WDT reset 1b: WDT Reset
4	RFU	R	0x0	Reserved
3	VPLOW	R	0x0	Real-time VP Low Status. 0b: No VP low 1b: VP low
2	VPLOW_LATCH	R	0x0	Latched VP Low Status. During VP low condition, this bit is set and the IRQ1 signal is asserted. To clear this bit and the IRQ1 signal, write to 1b. 0b: No latched VP low 1b: Latched VP low
1	PBSTAT	R	0x0	Real-time Push-button Status. This bit is set when the push-button is active and cleared when the push-button is not active. 0b: Push-button not active 1b: push-button active
0	PBSTAT_LATCH	R	0x0	Latched Push-button Status. This bit is set when the SOC.MISC.PBEN = 1b and the push button input is active for more than the de-glitch time specified in SOC.MISC.TPBD . When set, this will assert the IRQ1 interrupt to the MCU. To clear this bit and the IRQ1 interrupt, set this bit to 1b. 0b: Latched push-button not active 1b: Latched push-button active

9.9.3 SOC.MISC

Register 9-3 SOC.MISC (SOC Miscellaneous Configuration, 02h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	HIB	R/W	0x0	Hibernate Mode. To enter hibernate mode, set this bit to 1b. This bit is automatically cleared when the power up sequence after a hibernate wake-up is initiated, after wake-up timer delay or push-button wake-up. 0b: Normal 1b: Shutdown mode
6	PBEN	R/W	0x0	AIO6 Push-button Enable. Set this bit to 1b to enable hibernate push-button wake-up. When this bit is set to 1b, the internal pull-up on AIO6 push-button is enabled. 0b: Push-button wake-up not enabled 1b: Push-button wake-up enabled
5:4	RFU	R	0x0	Reserved, write as 00b.
3	MCUALIVE	R/W	0x0	MCU Alive. Set by the MCU to indicate that it is alive. Before this bit is set, ignore all MCU commands (EMUX, gate driver) except SPI register commands. This bit will automatically be cleared when the reset signal to the MCU is asserted. 0b: MCU not alive 1b: MCU alive
2	TPBD	R/W	0x0	Push-button deglitch time: 0b: 32ms 1b: 1ms
1	RFU	R	0x0	Reserved
0	SMEN	R/W	0x0	Signal Manager Enable. This bit is automatically cleared when the reset signal to the MCU is asserted. 0b: Not enabled 1b: Enabled

9.9.4 SOC.PWRCTL

Register 9-4 SOC.PWRCTL (Power Control, 03h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:6	RFU	R	0x0	Reserved, write as 00b.
5:3	PWRMON	R/W	0x0	<p>Power Monitor Signal. This field selects the signal to use for AB11 for the PWRMON MUX.</p> <p>000b: VCORE 001b: VCORE x 4/10 010b: VCC33 x 4/10 011b: VCCIO x 4/10 100b: VSYS x 4/10 101b: VMS 110b: VPTAT 111b: VMS (buffered)</p>
2:0	WUTIMER	R/W	0x0	<p>Push-button Wake-up Timer:</p> <p>000b: infinite 001b: 125ms 010b: 250ms 011b: 500ms 100b: 1s 101b: 2s 110b: 4s 111b: 8s</p>

9.9.5 SOC.FAULTENABLE

Register 9-5 SOC.FAULTENABLE (Fault mask, 04h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	RFU	R/W	0x0	Reserved
6	TMPWARNEN	R/W	0x0	Temperature Warning Enable. 0b: Not enabled 1b: Enabled
5	VPFLTEN	R/W	0x0	VP Fault Enable (HV-BUCK). 0b: Not enabled 1b: Enabled
4	VSYSFLTEN	R/W	0x0	VSYS Fault Enable (MV-BUCK). 0b: Not enabled 1b: Enabled
3	RFU	R	0x0	Reserved, write as 0b.
2	LDOFLTEN	R/W	0x0	LDO Fault Enable (VCCIO, VCC33, VCORE). 0b: Not enabled 1b: Enabled
1	PBINTEN	R/W	0x0	Push-button Interrupt Enable. 0b: Not enabled 1b: Enabled
0	VPINTEN	R/W	0x0	VP Low Interrupt Enable. 0b: Not enabled 1b: Enabled

9.9.6 SOC.WATCHDOG

Register 9-6 SOC.WATCHDOG (SOC Watchdog Configuration, 05h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	SRST	R/W	0x0	Soft Reset. This bit can be set to issue a system soft reset. This bit is always read as 0b. When set, the STATUS.SRST bit will be latched to a 1b so the MCU knows the system is being started after a soft reset. 0b: Do not issue soft reset 1b: Issue soft reset
6:4	RFU	R	0x0	Reserved, write as 000b.
3	WDTEN	R/W	0x0	Watchdog Timer Enable. Cleared during hard reset. 0b: disabled 1b: enabled
2:0	TWD	R/W	0x0	Watch-dog Timer. 000b: 62.5ms 001b: 125ms 010b: 250ms 011b: 500ms 100b: 1s 101b: 2s 110b: 4s 111b: 8s

9.9.7 SOC.SYSCONF

Register 9-7 SOC.SYSCONF (System Configuration, 2Bh)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:4	RFU	R	0x0	Reserved, write as 0x0.
3	VPSET	R/W	0x1	HV-BUCK VP Output Setting. 0b: 12V 1b: 15V
2:0	HVBK_FREQ	R/W	100b	HV-BUCK Switching Frequency Setting. 000b: 25kHz 001b: 37.5kHz 010b: 50kHz 011b: 62.5kHz 100b: 71.4kHz 101b: 83.3kHz 110b: 100kHz 111b: 125kHz


10 CONFIGURABLE ANALOG FRONT-END

10.1 Features

- Configurable Analog I/O signals
 - Gain mode, comparator mode, I/O mode, special mode
- 3 High-Performance, Configurable Differential Amplifiers
- 4 High-Performance, Configurable Single-Ended Amplifiers
- Two high-speed comparators with protection functions
- Phase to phase, phase to center-tap modes
- Bi-directional, asymmetric configurable comparator hysteresis
- Push-button input for entering/exiting hibernate mode
- Integrated VM sampling using ADC

10.2 System Block Diagram

Figure 10-1 CAFE System Block Diagram



10.3 Functional Description

The device includes a Configurable Analog Front End™ (Figure 10-1 CAFE System Block Diagram) accessible through 10 analog and I/O pins. These pins can be configured to form flexible interconnected circuitry made up of 3 differential programmable gain amplifiers, 4 single-ended programmable gain amplifiers, 10 protection comparators, and one buffer output.

Each of these pins can also be programmed as analog feed-through pins, or as analog front end I/O pins that can function as digital inputs or digital open-drain outputs. The PAC proprietary configurable analog signal matrix (CASM) and configurable digital signal matrix (CDSM) allow real time asynchronous analog and digital signals to be routed in flexible circuit connections for different applications. A push button function is provided for optional push button on, hibernate, and off power management function.

10.4 Enabling the CAFE

Before the CAFE sub-system can begin any signal conditioning, it must be enabled.

To enable the CAFE set **SOC.MISC.SMEN** to 1b.

10.5 Entering Hibernate Mode

Hibernate mode on the PAC5556 allows a very low I_Q mode when not in operation to minimize energy consumption when the motor is not running.

To enter hibernate mode, set **SOC.MISC.HIB** to 1b. This bit will be automatically cleared when the power-up sequence is initiated, or in hibernate mode after the wake-up timer delay or after push-button wake-up.

To wake-up from hibernate mode the user may either use the Hibernate Wake-up Timer or the Push-button function. Before entering hibernate mode, one of these two methods must be configured or the PAC5556 will not be able to exit hibernate mode.

10.6 Hibernate wake-up using the Wake-Up Timer

To wake up from hibernate mode using the wake-up timer, set **SOC.PWRCTL.WUTIMER** to the desired value from the table below.

Table 1-1. Hibernate Wake-Up Timer Options

REGISTER VALUE	WAKE-UP TIME
000b	Infinite (never wakes up)
001b	125ms
010b	250ms
011b	500ms
100b	1s
101b	2s
110b	4s
111b	8s

10.7 Hibernate wake-up using Push-Button

When the PAC5556 is in hibernate mode, the AIO6 push-button may be used to wake up the device. To enable the push-button wake-up using AIO6, the device must be in AIO6 special mode with the push-button enabled. To configure and enable the push-button mode, set **SOC.CFGAIO6.MODE6** = 11b and **SOC.MISC.PBEN** = 1b.

The push-button is an active-low input to the device that has an integrated 55kΩ weak pull-up to 3V. This pull-up is activated when the push-button is activated, when **SOC.MISC.PBEN** is set to 1b.

There is a de-bouncing time used for the push-button detection. Before entering hibernate mode, set the de-bouncing time by setting **SOC.MISC.TPBD** to 0b (32ms) or 1b (1ms). After the de-bouncing time has expired and the push-button is detected, the real-time status of the push-button will be available in **SOC.STATUS.PBSTAT**. The latched status of the push-button will be available in **SOC.STATUS.PBSTAT_LATCHED**, which is also used to generate the IRQ1 interrupt to the MCU. To de-assert this interrupt, set **SOC.STATUS.PBSTAT_LATCHED** to 1b.

If the PAC5556 is in hibernate mode and AIO6 transitions low for the de-bouncing time period, the **SOC.MISC.HIB** is cleared and the device powers up.

10.8 DAC Output

The output of the HPDAC and LPDAC may be connected to the analog bus through register configuration.

To connect HPDAC to AB2, set **SOC.HPDACAB2** to 1b. To connect LPDAC to AB3, set **SOC.LPDACAB3** to 1b.

10.9 VREF Output


The user may configure the CAFE to output the V_{REF} onto the ABUS AB5 channel by setting **SOC.CFGIO1.VREFBP** to 1b.

10.10 AIO10

AIO10 may be configured as digital inputs or as a differential amplifier with protection.

10.10.1 System Block Diagram

Figure 10-2 AIO10 Block Diagram



* Common DAC for AIO10, AIO32 and AIO54

10.10.2 AIO1, AIO0 Digital I/O Mode

To configure AIO0 and AIO1 as digital I/O, set **SOC.CFGAIO0.MODE10** = 00b.

10.10.2.1 AIO0 Digital I/O

Set **SOC.CFGAIO0.OPT0** = 00b to use AIO0 as a digital input. The input state can be read at **SOC.DINSIG0.DIN0**.

Set **SOC.CFGAIO0.OPT0** = 10b to use AIO0 as open-drain output. Set **SOC.CFGAIO0.MUX0** = 00b to mux the output state from **SOC.DOUTSIG0.DOUT0**. Use **SOC.CFGAIO0.MUX0** to mux the output signal from the internal digital bus DBUS DB1 to DB7.

To configure the input or output polarity of AIO0, use **SOC.CFGAIO0.POL0** to set logic polarity of the signal between AIO0 input/output and MUX0.

10.10.2.2 AIO1 Digital I/O

Set **SOC.CFGAIO1.OPT1** = 00b to use AIO1 as a digital input. The input state can be read at **SOC.DINSIG0.DIN1**.

Set **SOC.CFGAIO1.OPT1** = 10b to use AIO1 as open-drain output. Set **SOC.CFGAIO1.MUX1** = 00b to mux the output state from **SOC.DOUTSIG0.DOUT1**. Use **SOC.CFGAIO1.MUX1** to mux the output signal from the internal digital bus DBUS DB1 to DB7.

To configure the input or output polarity of AIO1, use **SOC.CFGAIO1.POL1** to set logic polarity of the signal between AIO1 input/output and MUX1.

10.10.3 AIO1, AIO0 Differential Amplifier Mode

To configure AIO10 as a differential amplifier, set **SOC.CFGAGIO0.MODE10** = 01b.

In this mode, AIO0 is connected to the negative terminal of the amplifier and AIO1 is connected to the positive terminal of the amplifier. The reference for the amplifier is programmable.

SOC.CFGAIO1.OS10EN may be used to set the amplifier reference either VSSA or VREF/2.

Use **SOC.CFGAIO1.CAL10EN** to short the inputs of the differential amplifier to allow reading of the amplifier offset.

The amplifier gain may be set between 1X and 48X by using **SOC.CFGAIO0.GAIN10**.

10.10.3.1 AIO1, AIO0 ADC Sampling

When the ADC is in automatic mode and the sequencer is active, the EMUX is used to communicate data to the CAFE to select the AFE MUX channel as well as activate and deactivate the sample and hold engines for the differential amplifier output. To enable the EMUX set **SOC.SHCFG1.EMUXEN** to 1b. The EMUX state machine may be reset at any time by setting **SOC.SHCFG1.EMUXEN** to 0b.

In either ADC automatic or manual mode, the ADC buffer must be enabled by setting **SOC.SHCFG1.ADCBUFEN** to 1b before sampling using the ADC.

Each differential amplifier has a dedicated sample and hold engine that may be enabled and disabled manually or by the ADC sequencer using the EMUX. To synchronize the output of the sample and hold circuit for DAO10 to the AFE MUX set **SOC.SHCFG1.DAO10SH** to 1b. To bypass the sample and hold circuit for DAO10 to the AFE MUX set **SOC.SHCFG1.DAO10SH** to 0b.

When the ADC in is manual mode (ADC sequencer not active), the sample and hold circuit may be activated by writing **SOC.SHCFG2.HLD0** to a 1b (hold) and de-activated by writing **SOC.SHCFG2.HLD0** to a 0b (release). The AFE MUX channel may be selected by writing **SOC.SHCFG2.MUXA** to the desired channel.

When the ADC is in automatic mode (ADC sequencer active), the sample and hold state as well as the AFE MUX channel may be commanded using data from the EMUX, which is sent by the ADC sequencer. The data is 8b and the format of the bits are the same as shown in **SOC.SHCFG2**.

10.10.3.2 AIO1, AIO0 Protection

In differential amplifier mode (**SOC.CFGAIO0.MODE10** = 01b), a high side comparator protector HP10 and a low side comparator protector LP10 are also active that can be configured to disable high-side or low-side gate drivers in the Application-Specific Power Driver (ASPD).

10.10.3.3 HP10 Comparator

The HP10 comparator takes the AIO1 voltage and compares it against the HP-DAC voltage. The 10-bit HP-DAC value is programmable using **SOC.HPDACH** and **SOC.HPDACL**. **SOC.CFGAIO1.HP10EN** may be used to enable the HP10 comparator with different blanking times. Set **SOC.SIGSET.HPROTHYS** to 1b to enable HP10 comparator hysteresis.

The output of HP10 comparator can be configured to trigger protection signal PR using **SOC.CFGAIO1.HP10PREN**.

The output of HP10 can also trigger the IRQ1 interrupt by setting **SOC.PROTINTEN.HP10INTEN** to 1b. The real-time status can be observed using **SOC.SIGINTEN.HP10STAT** and the latched interrupt status can be observed using **SOC.PROTSTAT.HP10INT**.

10.10.3.4 LP10 Comparator

The LP10 comparator takes the output of the differential amplifier and compares it against the LP-DAC voltage. The 10-bit LP-DAC value is programmable using **SOC.LPDACH** and **SOC.LPDACL**. **SOC.CFGAIO0.LP10EN** may be used to enable LP10 comparator with different blanking times. Set **SOC.SIGSET.LPROTHYS** to 1b to enable LP10 comparator hysteresis.

The output of LP10 comparator can be configured to trigger protection signal PR using **SOC.CFGAIO1.LP10PREN**.


The output of LP10 can also trigger the IRQ1 interrupt by setting **SOC.PROTINTEN.LP10INTEN** to 1b. The real-time status can be observed using **SOC.SIGINTEN.LP10STAT** and the latched interrupt status can be observed using **SOC.PROTSTAT.LP10INT**.

10.11 AIO32

AIO32 may be configured as digital inputs or as a differential amplifier with protection.

10.11.1 System Block Diagram

Figure 10-3 AIO32 Block Diagram



* Common DAC for AIO10, AIO32 and AIO54

10.11.2 AIO3, AIO2 Digital I/O Mode

To configure AIO3 and AIO2 as digital I/O, set **SOC.CFGAIO2.MODE32** = 00b.

10.11.2.1 AIO2 Digital I/O

Set **SOC.CFGAIO2.OPT2** = 00b to use AIO2 as a digital input. The input state can be read at **SOC.DINSIG0.DIN2**.

Set **SOC.CFGAIO2.OPT2** = 10b to use AIO2 as open-drain output. Set **SOC.CFGAIO2.MUX2** = 000b to mux the output state from **SOC.DOUTSIG0.DOUT2**. Use **SOC.CFGAIO2.MUX2** to mux the output signal from the internal digital bus DBUS DB1 to DB7.

To configure the input or output polarity of AIO2, use **SOC.CFGAIO2.POL2** to set logic polarity of the signal between AIO2 input/output and MUX2.

10.11.2.2 AIO3 Digital I/O

Set **SOC.CFGAIO3.OPT3** = 00b to use AIO3 as a digital input. The input state can be read at **SOC.DINSIG0.DIN3**.

Set **SOC.CFGAIO3.OPT3** = 10b to use AIO3 as open drain output. Set **SOC.CFGAIO3.MUX3** = 00b to MUX the output state from **SOC.DOUTSIG0.DOUT3**. Use **SOC.CFGAIO3.MUX3** to MUX the output signal from the internal digital bus DBUS DB1 to DB7.

To configure the input or output polarity of AIO3, use **SOC.CFGAIO3.POL3** to set logic polarity of the signal between AIO3 input/output and MUX3.

10.11.3 AIO3, AIO2 Differential Amplifier Mode

To configure AIO32 as a differential amplifier, set **SOC.CFGAGIO2.MODE32** = 01b.

In differential mode, AIO2 is connected to the negative terminal of the amplifier and AIO3 is connected to the positive terminal of the amplifier. The reference for the amplifier is programmable. **SOC.CFGAIO3.OS32EN** may be used to set the amplifier reference either VSSA or VREF/2. Use **SOC.CFGAIO3.CAL32EN** to short the inputs of the differential amplifier to allow reading of the amplifier offset.

The amplifier gain may be set between 1X and 48X by using **SOC.CFGAIO2.GAIN32**.

10.11.3.1 AIO3, AIO2 ADC Sampling

When the ADC is in automatic mode and the ADC sequencer is active, the EMUX is used to communicate data to the CAFE to select the AFE MUX channel as well as activate and deactivate the sample and hold engines for the differential amplifier output. To enable the EMUX set **SOC.SHCFG1.EMUXEN** to 1b. The EMUX state machine may be reset at any time by setting **SOC.SHCFG1.EMUXEN** to 0b.

In either ADC automatic or manual mode, the ADC buffer must be enabled by setting **SOC.SHCFG1.ADCBUFEN** to 1b before sampling using the ADC.

Each differential amplifier has a dedicated sample and hold engine that may be enabled and disabled manually or by the ADC sequencer using the EMUX. To synchronize the output of the sample and hold circuit for DAO32 to the AFE MUX set **SOC.SHCFG1.DAO32SH** to 1b. To bypass the sample and hold circuit for DAO32 to the AFE MUX set **SOC.SHCFG1.DAO32SH** to 0b.

When the ADC in is manual mode (ADC sequencer not active), the sample and hold circuit may be activated by writing **SOC.SHCFG2.HLD1** to a 1b (hold) and de-activated by writing **SOC.SHCFG2.HLD1** to a 0b (release). The AFE MUX channel may be selected by writing **SOC.SHCFG2.MUXA** to the desired channel.

When the ADC is in automatic mode (ADC sequencer active), the sample and hold state as well as the AFE MUX channel may be commanded using data from the EMUX, which is sent by the ADC sequencer. The data is 8b and the format of the bits are the same as shown in **SOC.SHCFG2**.

10.11.3.2 AIO3, AIO2 Protection

In differential amplifier mode (**SOC.CFGAIO2.MODE32** = 01b), a high side comparator protector HP32 and a low side comparator protector LP32 are also active that can be configured to disable high-side or low-side gate drivers in the Application-Specific Power Driver (ASPD).

10.11.3.3 HP32 Comparator

The HP32 comparator takes the AIO3 voltage and compares it against the HP-DAC voltage. The 10-bit HP-DAC value is programmable using **SOC.HPDACH** and **SOC.HPDACL**.

SOC.CFGAIO3.HP32EN may be used to enable the HP32 comparator with different blanking times. Set **SOC.SIGSET.HPROTHYS** to 1b to enable HP32 comparator hysteresis.

The output of HP32 comparator can be configured to trigger protection signal PR using **SOC.CFGAIO3.HP32PREN**.

The output of HP32 can also trigger the IRQ1 interrupt by setting **SOC.PROTINTEN.HP32INTEN** to 1b. The real-time status can be observed using **SOC.SIGINTEN.HP32STAT** and the latched interrupt status can be observed using **SOC.PROTSTAT.HP32INT**.

10.11.3.4 LP32 Comparator

The LP32 comparator takes the output of the differential amplifier and compares it against the LP-DAC voltage. The 10-bit LP-DAC value is programmable using **SOC.LPDACH** and **SOC.LPDACL**. **SOC.CFGAIO2.LP32EN** may be used to enable LP32 comparator with different blanking times. Set **SOC.SIGSET.LPROTHYS** to 1b to enable LP32 comparator hysteresis.

The output of LP32 comparator can be configured to trigger protection signal PR using **SOC.CFGAIO3.LP32PREN**.


The output of LP32 can also trigger the IRQ1 interrupt by setting **SOC.PROTINTEN.LP32INTEN** to 1b. The real-time status can be observed using **SOC.SIGINTEN.LP32STAT** and the latched interrupt status can be observed using **SOC.PROTSTAT.LP32INT**.

10.12 AIO54

AIO54 may be configured as digital inputs or as a differential amplifier with protection.

10.12.1 System Block Diagram

Figure 10-4 AIO54 Block Diagram



* Common DAC for AIO10, AIO32 and AIO54

10.12.2 AIO5, AIO4 Digital I/O Mode

To configure AIO4 and AIO5 as digital I/O, set **SOC.CFGAIO4.MODE54** = 00b.

10.12.2.1 AIO4 Digital I/O

Set **SOC.CFGAIO4.OPT4** = 00b to use AIO4 as a digital input. The input state can be read at **SOC.DINSIG0.DIN4**.

Set **SOC.CFGAIO4.OPT4** = 10b to use AIO4 as open-drain output. Set **SOC.CFGAIO4.MUX4** = 00b to mux the output state from **SOC.DOUTSIG0.DOUT4**. Use **SOC.CFGAIO4.MUX4** to mux the output signal from the internal digital bus DBUS DB1 to DB7.

To configure the input or output polarity of AIO4, use **SOC.CFGAIO4.POL4** to set logic polarity of the signal between AIO4 input/output and MUX4.

10.12.2.2 AIO5 Digital I/O

Set **SOC.CFGAIO5.OPT5** = 00b to use AIO5 as a digital input. The input state can be read at **SOC.DINSIG0.DIN5**.

Set **SOC.CFGAIO5.OPT5** = 10b to use AIO5 as open-drain output. Set **SOC.CFGAIO5.MUX5** = 00b to mux the output state from **SOC.DOUTSIG0.DOUT5**. Use **SOC.CFGAIO5.MUX5** to MUX the output signal from the internal digital bus DBUS DB1 to DB7.

To configure the input or output polarity of AIO5, use **SOC.CFGAIO5.POL5** to set logic polarity of the signal between AIO5 input/output and MUX5.

10.12.3 AIO4, AIO5 Differential Amplifier Mode

To configure AIO54 as a differential amplifier, set **SOC.CFGAGIO4.MODE54** = 01b.

In differential mode, AIO4 is connected to the negative terminal of the amplifier and AIO5 is connected to the positive terminal of the amplifier. The reference for the amplifier is programmable. **SOC.CFGAIO5.OS54EN** may be used to set the amplifier reference either VSSA or VREF/2. Use **SOC.CFGAIO5.CAL54EN** to short the inputs of the differential amplifier to allow reading of the amplifier offset.

The amplifier gain may be set between 1X and 48X by using **SOC.CFGAIO4.GAIN54**.

10.12.3.1 AIO5, AIO4 ADC Sampling

When the ADC is in automatic mode and the ADC sequencer is active, the EMUX is used to communicate data to the CAFE to select the AFE MUX channel as well as activate and deactivate the sample and hold engines for the differential amplifier output. To enable the EMUX set **SOC.SHCFG1.EMUXEN** to 1b. The EMUX state machine may be reset at any time by setting **SOC.SHCFG1.EMUXEN** to 0b.

In either ADC automatic or manual mode, the ADC buffer must be enabled by setting **SOC.SHCFG1.ADCBUFEN** to 1b before sampling using the ADC.

Each differential amplifier has a dedicated sample and hold engine that may be enabled and disabled manually or by the ADC sequencer using the EMUX. To synchronize the output of the sample and hold circuit for DAO54 to the AFE MUX set **SOC.SHCFG1.DAO54SH** to 1b. To bypass the sample and hold circuit for DAO54 to the AFE MUX set **SOC.SHCFG1.DAO54SH** to 0b.

When the ADC in is manual mode (ADC sequencer not active), the sample and hold circuit may be activated by writing **SOC.SHCFG2.HLD2** to a 1b (hold) and de-activated by writing **SOC.SHCFG2.HLD2** to a 0b (release). The AFE MUX channel may be selected by writing **SOC.SHCFG2.MUXA** to the desired channel.

When the ADC is in automatic mode (ADC sequencer active), the sample and hold state as well as the AFE MUX channel may be commanded using data from the EMUX, which is sent by the ADC sequencer. The data is 8b and the format of the bits are the same as shown in **SOC.SHCFG2**.

10.12.3.2 AIO5, AIO4 Protection

In differential amplifier mode (**SOC.CFGAIO4.MODE54** = 01b), a high side comparator protector HP54 and a low side comparator protector LP54 are also active that can be configured to disable high-side or low-side gate drivers in the Application-Specific Power Driver (ASPD).

10.12.3.3 HP54 Comparator

The HP54 comparator takes the AIO5 voltage and compares it against the HP-DAC voltage. The 10-bit HP-DAC value is programmable using **SOC.HPDACH** and **SOC.HPDACL**.

SOC.CFGAIO5.HP54EN may be used to enable the HP54 comparator with different blanking times. Set **SOC.SIGSET.HPROTHYS** to 1b to enable HP54 comparator hysteresis.

The output of HP54 comparator can be configured to trigger protection signal PR using **SOC.CFGAIO5.HP54PREN**.

The output of HP54 can also trigger the IRQ1 interrupt by setting **SOC.PROTINTEN.HP54INTEN** to 1b. The real-time status can be observed using **SOC.PROTSTAT.HP54STAT** and the latched interrupt status can be observed using **SOC.PROTSTAT.HP54INT**.

10.12.3.4 LP10 Comparator

The LP54 comparator takes the output of the differential amplifier and compares it against the LP-DAC voltage. The 10-bit LP-DAC value is programmable using **SOC.LPDACH** and **SOC.LPDACL**. **SOC.CFGAIO5.LP54EN** may be used to enable LP54 comparator with different blanking times. Set **SOC.SIGSET.LPROTHYS** to 1b to enable LP54 comparator hysteresis.

The output of LP54 comparator can be configured to trigger protection signal PR using **SOC.CFGAIO5.LP54PREN**.


The output of LP54 can also trigger the IRQ1 interrupt by setting **SOC.PROTINTEN.LP54INTEN** to 1b. The real-time status can be observed using **SOC.PROTSTAT.LP54STAT** and the latched interrupt status can be observed using **SOC.PROTSTAT.LP54INT**.

10.13 AIO6

AIO6 may be configured as a digital input, single-ended programmable gain amplifier, comparator, output from analog ABUS or as a push-button input to wake up the device from total hibernate mode.

10.13.1 System Block Diagram

Figure 10-5 AIO6 System Block Diagram



10.13.2 AIO6 Digital I/O Mode

In AIO6 digital I/O mode the push-button function must be disabled. To configure AIO6 for digital I/O mode, set **SOC.MISC.PBEN** = 0b and **SOC.CFGAIO6.MODE6** = 00b.

Set **SOC.CFGAIO6.OPT6** = 10b to use AIO6 as an open-drain output. Set **SOC.CFGAIO6.MUX6** = 000b to mux the output state from SOC.DOUTSIG1.DOUT6. Use **SOC.CFGAIO6.MUX6** to mux the output signal from the internal digital bus DBUS DB1 to DB7.

Set **SOC.CFGAIO6.OPT6** = 00b to use AIO6 as a digital input. The state can be read from **SOC.DINSIG1.DIN6**.

To configure the input or output polarity of AIO6, use **SOC.CFGAIO6.POL6** to set logic polarity of the signal between AIO6 input/output and MUX6.

To enable interrupts for low to high transitions on AIO6, set **SOC.SIGINTEN.AIO6REINTEN** to 1b. To enable interrupts for high to low transitions on AIO6, set **SOC.SIGINTEN.AIO6FEINTEN** to 1b. When the edge is detected, an interrupt will be asserted on IRQ2 to the MCU. The interrupt status can be monitored by reading **SOC.SIGINTEN.AIO6INT** and cleared by writing **SOC.SIGINTEN.AIO6INTF** to 1b.

10.13.3 AIO6 Amplifier Mode

In AIO6 amplifier mode the push-button function must be disabled. To configure AIO6 for amplifier mode set **SOC.MISC.PBEN** = 0b and **SOC.CFGAIO6.MODE6** = 01b.

Use **SOC.CFGAIO6.GAIN6** to set the amplifier gain from 1x to 48x or to bypass mode. Use **SOC.CFGAIO6.MUX6** to switch the output of the amplifier to analog channel AB1 to AB7 on the analog bus ABUS.

10.13.4 AIO6 Comparator Mode

In AIO6 comparator mode the push-button function must be disabled. Set **SOC.MISC.PBEN** = 0b and **SOC.CFGAIO6.MODE6** = 10b to use AIO6 in comparator mode.

The comparator reference may be selected from AB<3:1> or from a programmable comparator threshold voltage (VTHREF). Set **SOC.CFGAIO6.OPT6** to select the comparator reference. To select the VTHREF comparator threshold use **SOC.DOUTSIG0.VTHREF** to select a value from the following:

- 00b: 0.1V
- 01b: 0.2V
- 10b: 0.5V
- 11b: 1.25V

The output polarity of the comparator may be selected by using **SOC.CFGAIO6.POL6** (0b: active-high; 1b: active-low).

The output of the comparator may be sent to the digital bus DB1 to DB7 or to **SOC.DINSIG1.DIN6** by using **SOC.CFGAIO6.MUX6**.

In this mode, the digital input state and input interrupts are also available. To enable interrupts for low to high transitions on AIO6, set **SOC.SIGINTEN.AIO6REINTEN** to 1b. To enable interrupts for high to low transitions on AIO6, set **SOC.SIGINTEN.AIO6FEINTEN** to 1b. When the edge is detected, an interrupt will be asserted on IRQ2 to the MCU. The interrupt status can be monitored by reading **SOC.SIGINTEN.AIO6INT** and cleared by writing **SOC.SIGINTEN.AIO6INTF** to 1b.

In this mode, AIO6 may also be used to detect an over-current event, and to notify the ASPD to disable the gate drivers, much like the differential amplifier mode. To signal the ASPD upon the comparator output state, set **SOC.CFGIO1.EN_AIO6_OCP** to 1b. This will send the PR signal to the ASPD.

10.13.5 AIO6 Special Mode

In special mode the AIO6 can output a buffered signal from the internal ABUS, AB1 to AB7. Set **SOC.MISC.PBEN** = 0b and **SOC.CFGAIO6.MODE6** = 11b to use AIO6 in special mode.

The input to the AIO6 special mode buffer may also be sent to the AFE MUX on AB7. To send the ABUS signal to the AFE MUX for ADC sampling, set **CFGAI06.ADMUX** to 1b.


To configure the ABUS input to the AIO6 special mode buffer (AB1 – AB7), use **SOC.CFGAIO6.MUX6**. The **SOC.CFGAIO6.SWAP** to 1b to swap the random offset of the buffer for calibration.

10.14 AIO7

AIO7 may be configured as a digital input/output, single-ended programmable gain amplifier, comparator or a BEMF zero-cross comparator.

10.14.1 System Block Diagram

Figure 10-6 AIO7 System Block Diagram



10.14.2 AIO7 Digital I/O Mode

To configure AIO7 for digital I/O mode, set **SOC.CFGAIO7.MODE7** = 00b.

Set **SOC.CFGAIO7.OPT7** = 10b to use AIO7 as an open-drain output. Set **SOC.CFGAIO7.MUX7** = 000b to mux the output state from **SOC.DOUTSIG1.DOUT7**. Use **SOC.CFGAIO7.MUX7** to mux the output signal from the internal digital bus DBUS DB1 to DB7.

Set **SOC.CFGAIO7.OPT7** = 00b to use AIO7 as a digital input. The state can be read from **SOC.DINSIG1.DIN7**.

To configure the input or output polarity of AIO7, use **SOC.CFGAIO7.POL7** to set logic polarity of the signal between AIO7 input/output and MUX7.

To enable interrupts for low to high transitions on AIO7, set **SOC.SIGINTEN.AIO7REINTEN** to 1b. To enable interrupts for high to low transitions on AIO7, set **SOC.SIGINTEN.AIO7FEINTEN** to 1b. When the edge is detected, an interrupt will be asserted on IRQ2 to the MCU. The interrupt status can be monitored by reading **SOC.SIGINTEN.AIO7INT** and cleared by writing **SOC.SIGINTEN.AIO7INTF** to 1b.

10.14.3 AIO7 Amplifier Mode

To configure AIO7 for amplifier mode set **SOC.CFGAIO7.MODE7** = 01b. In amplifier mode, the AIO7 gain amplifier is enabled.

Use **SOC.CFGAIO7.GAIN7** to set the amplifier gain from 1x to 48x or to bypass mode. Use **SOC.CFGAIO7.MUX7** to switch the output of the amplifier to analog channel AB1 to AB7 on the analog bus ABUS.

10.14.4 AIO7 Comparator Mode

Set **SOC.CFGAIO7.MODE7** = 10b to use AIO7 in comparator mode. In comparator mode, the AIO7 general-purpose comparator is enabled.

10.14.4.1 Comparator Reference

The comparator reference may be selected from AB<3:1> or from a programmable comparator threshold voltage (VTHREF). Set **SOC.CFGAIO7.OPT7** to select the comparator reference. To select the VTHREF comparator threshold use **SOC.DOUTSIG0.VTHREF** to select a value from the following:

- 00b: 0.1V
- 01b: 0.2V
- 10b: 0.5V
- 11b: 1.25V

10.14.4.2 Comparator Configuration

The AIO7 comparator has programmable blanking time and hysteresis modes.

The blanking time for the comparator may be configured to use leading edge, trailing edge, leading/trailing edge or no blanking by using **SOC.BLANKING.BLANKMODE**. If **SOC.BLANKING.BLANKMODE** is not 00b (disabled), then the blanking time may be configured to be between 100ns and 6000ns by setting the value in **SOC.BLANKING.BLANKTIME**.

The comparator hysteresis may be configured independently for rising and falling input (asymmetric and bi-directional). To set the comparator hysteresis scale for AIO7, set **SOC.SPECCFG0.HYSMODE** and to set the hysteresis level set **SOC.SPECCFG0.AIO7HYS**.

The output polarity of the comparator may be selected by using **SOC.CFGAIO7.POL7** (0b: active-high; 1b: active-low).

The output of the comparator may be sent to the digital bus DB1 to DB7 or to **SOC.DINSIG1.DIN7** by using **SOC.CFGAIO7.MUX7**.

10.14.4.3 I/O and Interrupts

In this mode, the digital input state and input interrupts are also available. To enable interrupts for low to high transitions on AIO7, set **SOC.SIGINTEN.AIO7REINTEN** to 1b. To enable interrupts for high to low transitions on AIO7, set **SOC.SIGINTEN.AIO7FEINTEN** to 1b. When the edge is detected, an interrupt will be asserted on IRQ2 to the MCU. The interrupt status can be monitored by reading **SOC.SIGINTEN.AIO7INT** and cleared by writing **SOC.SIGINTEN.AIO7INTF** to 1b.

10.14.5 AIO7 Special Mode

AIO7 Special Mode is typically used for BEMF applications that need to measure the zero-cross threshold of the phase voltage for motor commutation. In special mode, the CAFE can be configured to internally generate a virtual center-tap voltage as a comparator reference for the phase voltages.

Set **SOC.CFGAIO7.MODE7** = 11b to use AIO<9:7> in special mode. In special mode the AIO7 special mode comparator is enabled.

10.14.5.1 Comparator Reference

In special mode, the comparator reference may be selected from AB<3:1>, AIO8, AIO9 or from a programmable comparator threshold voltage (VTHREF). AB1 is used as the virtual center-tap for BEMF zero-cross applications.

Set **SOC.SPECCFG2.SMUXAIO7** to select the comparator reference. To select the VTHREF comparator threshold use **SOC.DOUTSIG0.VTHREF** to select a value from the following:

- 00b: 0.1V
- 01b: 0.2V
- 10b: 0.5V
- 11b: 1.25V

10.14.5.2 Comparator Configuration

The AIO7 comparator has programmable blanking time and hysteresis modes.

The blanking time for the comparator may be configured to use leading edge, trailing edge, leading/trailing edge or no blanking by using **SOC.BLANKING.BLANKMODE**. If **SOC.BLANKING.BLANKMODE** is not 00b (disabled), then the blanking time may be configured to be between 100ns and 6000ns by setting the value in **SOC.BLANKING.BLANKTIME**.

The comparator hysteresis may be configured independently for rising and falling input (asymmetric and bi-directional). To set the comparator hysteresis scale for AIO7, set **SOC.SPECCFG0.HYSMODE** and to set the hysteresis level set **SOC.SPECCFG0.AIO7HYS**.

The output polarity of the comparator may be selected by using **SOC.CFGAIO7.POL7** (0b: active-high; 1b: active-low).

10.14.5.3 I/O and Interrupts

In this mode, the digital input state and input interrupts are also available. To enable interrupts for low to high transitions on AIO7, set **SOC.SIGINTEN.AIO7REINTEN** to 1b. To enable interrupts for high to low transitions on AIO7, set **SOC.SIGINTEN.AIO7FEINTEN** to 1b. When the edge is detected, an interrupt will be asserted on IRQ2 to the MCU. The interrupt status can be monitored by reading **SOC.SIGINTEN.AIO7INT** and cleared by writing **SOC.SIGINTEN.AIO7INTF** to 1b.

10.14.5.4 Star-Point Connection

Set **SOC.CFGAIO9.MODE9[0]** to 1b in order to connect the motor phase voltages on AIO<9:7> to AB1 with a 100kΩ resistor to create a star-point referent to the comparator.

The AB1 reference may also be configured to come from AIO6 when in amplifier mode. When **SOC.CFGAIO9.MODE9[0]** = 0b, the AB1 reference can be configured to come from the output of the AIO6 amplifier when **SOC.CFGAIO6.MODE6** = 01b (amplifier mode) and **SOC.CFGAIO6.GAIN6** = 000b (direct mode) and **SOC.CFGAIO6.MUX6** = 001b (output to AB1).

To MUX the AIO7 voltage on AB7 with 40% attenuation, set **SOC.CFGAIO9.MODE9[1]** =1b, so the ADC can read out AIO7 voltage from the AFE MUX.

The BEMF position output (POS) can be selected between AIO<9:7> through the MUX at the output of the comparator polarity selector. To select the output of the AIO7 comparator for POS, set **SOC.CFGAIO9.OPT9** to 01b.

The selected POS output can also be connected to the digital MUX. To route the POS output to DB6 on the digital bus, set **SOC.CFGAIO9.MUX9[0]** to 1b.

There is an optional sample and hold circuit available for the POS selected POS signal. To bypass the S/H circuit, set **SOC.CFGAIO8.OPT8[1]** to 0b. To configure the CAFE to use the S/H circuit for the POS signal, set **SOC.CFGAIO8.OPT8[1]** to 1b.


The IRQ2/POS signal to the MCU can be configured to be the POS signal above, or as the IRQ2 interrupt signal. To configure IRQ2/POS to be the POS position as described above, set **SOC.CFGAIO8.OPT8[0]** to 0b. To configure IRQ/POS to be the IRQ2 signal, set **SOC.CFGAIO8.OPT8[0]** to be 1b.

10.15 AIO8

AIO8 may be configured as a digital input, single-ended programmable gain amplifier, comparator or a BEMF zero-cross comparator.

10.15.1 System Block Diagram

Figure 10-7 AIO8 System Block Diagram



10.15.2 AIO8 Digital I/O Mode

To configure AIO8 for digital I/O mode, set **SOC.CFGAIO8.MODE8** = 00b.

Set **SOC.CFGAIO8.OPT8** = 10b to use AIO8 as an open-drain output. Set **SOC.CFGAIO8.MUX8** = 000b to mux the output state from SOC.DOUTSIG1.DOUT8. Use **SOC.CFGAIO8.MUX8** to mux the output signal from the internal digital bus DBUS DB1 to DB7.

Set **SOC.CFGAIO8.OPT8** = 00b to use AIO8 as a digital input. The state can be read from **SOC.DINSIG1.DIN8**.

To configure the input or output polarity of AIO8, use **SOC.CFGAIO8.POL8** to set logic polarity of the signal between AIO8 input/output and MUX8.

To enable interrupts for low to high transitions on AIO8, set **SOC.SIGINTEN.AIO8REINTEN** to 1b. To enable interrupts for high to low transitions on AIO8, set **SOC.SIGINTEN.AIO8FEINTEN** to 1b. When the edge is detected, an interrupt will be asserted on IRQ2 to the MCU. The interrupt status can be monitored by reading **SOC.SIGINTEN.AIO8INT** and cleared by writing **SOC.SIGINTEN.AIO8INTF** to 1b.

10.15.3 AIO8 Amplifier Mode

To configure AIO8 for amplifier mode set **SOC.CFGAIO8.MODE8** = 01b. In amplifier mode, the AIO8 gain amplifier is enabled.

Use **SOC.CFGAIO8.GAIN8** to set the amplifier gain from 1x to 48x or to bypass mode. Use **SOC.CFGAIO8.MUX8** to switch the output of the amplifier to analog channel AB1 to AB7 on the analog bus ABUS.

10.15.4 AIO8 Comparator Mode

Set **SOC.CFGAIO8.MODE8** = 10b to use AIO8 in comparator mode. In comparator mode, the AIO8 general-purpose comparator is enabled.

10.15.5 Comparator Reference

The comparator reference may be selected from AB<3:1> or from a programmable comparator threshold voltage (VTHREF). Set **SOC.CFGAIO8.OPT8** to select the comparator reference. To select the VTHREF comparator threshold use **SOC.DOUTSIG0.VTHREF** to select a value from the following:

- 00b: 0.1V
- 01b: 0.2V
- 10b: 0.5V
- 11b: 1.25V

10.15.5.1 Comparator Configuration

The AIO8 comparator has programmable blanking time and hysteresis modes.

The blanking time for the comparator may be configured to use leading edge, trailing edge, leading/trailing edge or no blanking by using **SOC.BLANKING.BLANKMODE**. If **SOC.BLANKING.BLANKMODE** is not 00b (disabled), then the blanking time may be configured to be between 100ns and 6000ns by setting the value in **SOC.BLANKING.BLANKTIME**.

The comparator hysteresis may be configured independently for rising and falling input (asymmetric and bi-directional). To set the comparator hysteresis scale for AIO8, set **SOC.SPECCFG0.HYSMODE** and to set the hysteresis level set **SOC.SPECCFG1.AIO8HYS**.

The output polarity of the comparator may be selected by using **SOC.CFGAIO8.POL8** (0b: active-high; 1b: active-low).

The output of the comparator may be sent to the digital bus DB1 to DB7 or to **SOC.DINSIG1.DIN8** by using **SOC.CFGAIO8.MUX8**.

10.15.5.2 I/O and Interrupts

In this mode, the digital input state and input interrupts are also available. To enable interrupts for low to high transitions on AIO8, set **SOC.SIGINTEN.AIO8REINTEN** to 1b. To enable interrupts for high to low transitions on AIO8, set **SOC.SIGINTEN.AIO8FEINTEN** to 1b. When the edge is detected, an interrupt will be asserted on IRQ2 to the MCU. The interrupt status can be monitored by reading **SOC.SIGINTEN.AIO8INT** and cleared by writing **SOC.SIGINTEN.AIO8INTF** to 1b.

10.15.6 AIO8 Special Mode

AIO8 Special Mode is typically used for BEMF applications that need to measure the zero-cross threshold of the phase voltage for motor commutation. In special mode, the CAFE can be configured to internally generate a virtual center-tap voltage as a comparator reference for the phase voltages.

Set **SOC.CFGAIO7.MODE7** = 11b to use AIO<9:7> in special mode. In special mode the AIO8 special mode comparator is enabled.

10.15.6.1 Comparator Reference

In special mode, the comparator reference may be selected from AB<3:1>, AIO7, AIO9 or from a programmable comparator threshold voltage (VTHREF). AB1 is used as the virtual center-tap for BEMF zero-cross applications.

Set **SOC.SPECCFG2.SMUXAIO8** to select the comparator reference. To select the VTHREF comparator threshold use **SOC.DOUTSIG0.VTHREF** to select a value from the following:

- 00b: 0.1V
- 01b: 0.2V
- 10b: 0.5V
- 11b: 1.25V

10.15.6.2 Comparator Configuration

The AIO8 comparator has programmable blanking time and hysteresis modes.

The blanking time for the comparator may be configured to use leading edge, trailing edge, leading/trailing edge or no blanking by using **SOC.BLANKING.BLANKMODE**. If **SOC.BLANKING.BLANKMODE** is not 00b (disabled), then the blanking time may be configured to be between 100ns and 6000ns by setting the value in b.

The comparator hysteresis may be configured independently for rising and falling input (asymmetric and bi-directional). To set the comparator hysteresis scale for AIO8, set **SOC.SPECCFG0.HYSMODE** and to set the hysteresis level set **SOC.SPECCFG1.AIO8HYS**.

The output polarity of the comparator may be selected by using **SOC.CFGAIO8.POL8** (0b: active-high; 1b: active-low).

10.15.6.3 I/O and Interrupts

In this mode, the digital input state and input interrupts are also available. To enable interrupts for low to high transitions on AIO8, set **SOC.SIGINTEN.AIO8REINTEN** to 1b. To enable interrupts for high to low transitions on AIO8, set **SOC.SIGINTEN.AIO8FEINTEN** to 1b. When the edge is detected, an interrupt will be asserted on IRQ2 to the MCU. The interrupt status can be monitored by reading **SOC.SIGINTEN.AIO8INT** and cleared by writing **SOC.SIGINTEN.AIO8INTF** to 1b.

10.15.6.4 Star-Point Connection

Set **SOC.CFGAIO9.MODE9[0]** to 1b in order to connect the motor phase voltages on AIO<9:7> to AB1 with a 100kΩ resistor to create a star-point referent to the comparator.

The AB1 reference may also be configured to come from AIO6 when in amplifier mode. When **SOC.CFGAIO9.MODE9[0]** = 0b, the AB1 reference can be configured to come from the output of the AIO6 amplifier when **SOC.CFGAIO6.MODE6** = 01b (amplifier mode) and **SOC.CFGAIO6.GAIN6** = 000b (direct mode) and **SOC.CFGAIO6.MUX6** = 001b (output to AB1).

To MUX the AIO8 voltage on AB8 with 40% attenuation, set **SOC.CFGAIO9.MODE9[1]** =1b, so the ADC can read out AIO8 voltage from the AFE MUX.

The BEMF position (POS) can be selected between AIO<9:7> through the MUX at the output of the comparator polarity selector. To select the output of the AIO8 comparator for POS, set **SOC.CFGAIO9.OPT9** to 01b.

The selected POS output can also be connected to the digital MUX. To route the POS output to DB6 on the digital bus, set **SOC.CFGAIO9.MUX9[0]** to 1b.

There is an optional sample and hold circuit available for the POS selected POS signal. To bypass the S/H circuit, set **SOC.CFGAIO8.OPT8[1]** to 0b. To configure the CAFE to use the S/H circuit for the POS signal, set **SOC.CFGAIO8.OPT8[1]** to 1b.


The IRQ2/POS signal to the MCU can be configured to be the POS signal above, or as the IRQ2 interrupt signal. To configure IRQ2/POS to be the POS position as described above, set **SOC.CFGAIO8.OPT8[0]** to 0b. To configure IRQ/POS to be the IRQ2 signal, set **SOC.CFGAIO8.OPT8[0]** to be 1b.

10.16 AIO9

AIO9 may be configured as a digital input, single-ended programmable gain amplifier, comparator or a BEMF zero-cross comparator.

10.16.1 System Block Diagram

Figure 10-8 AIO9 System Block Diagram



10.16.2 AIO9 Digital I/O Mode

To configure AIO9 for digital I/O mode, set **SOC.CFGAIO9.MODE9 = 00b**.

Set **SOC.CFGAIO9.OPT9 = 10b** to use AIO9 as an open-drain output. Set **SOC.CFGAIO9.MUX9 = 000b** to mux the output state from **SOC.DOUTSIG1.DOUT9**. Use **SOC.CFGAIO9.MUX9** to mux the output signal from the internal digital bus DBUS DB1 to DB7.

Set **SOC.CFGAIO9.OPT9 = 00b** to use AIO9 as a digital input. The state can be read from **SOC.DINSIG1.DIN9**.

To configure the input or output polarity of AIO9, use **SOC.CFGAIO9.POL9** to set logic polarity of the signal between AIO9 input/output and MUX9.

To enable interrupts for low to high transitions on AIO9, set **SOC.SIGINTEN.AIO9REINTEN** to 1b. To enable interrupts for high to low transitions on AIO9, set **SOC.SIGINTEN.AIO9FEINTEN** to 1b. When the edge is detected, an interrupt will be asserted on IRQ2 to the MCU. The interrupt status can be monitored by reading **SOC.SIGINTEN.AIO9INT** and cleared by writing **SOC.SIGINTEN.AIO9INTF** to 1b.

10.16.3 AIO9 Amplifier Mode

To configure AIO9 for amplifier mode set **SOC.CFGAIO9.MODE9 = 01b**. In amplifier mode, the AIO9 gain amplifier is enabled.

Use **SOC.CFGAIO9.GAIN9** to set the amplifier gain from 1x to 48x or to bypass mode. Use **SOC.CFGAIO9.MUX9** to switch the output of the amplifier to analog channel AB1 to AB7 on the analog bus ABUS. AIO9 Comparator Mode

Set **SOC.CFGAIO9.MODE9 = 10b** to use AIO9 in comparator mode. In comparator mode, the AIO9 general-purpose comparator is enabled.

10.16.3.1 Comparator Reference

The comparator reference may be selected from AB<3:1> or from a programmable comparator threshold voltage (VTHREF). Set **SOC.CFGAIO9.OPT9** to select the comparator reference. To select the VTHREF comparator threshold use **SOC.DOUTSIG0.VTHREF** to select a value from the following:

- 00b: 0.1V
- 01b: 0.2V
- 10b: 0.5V
- 11b: 1.25V

10.16.3.2 Comparator Configuration

The AIO9 comparator has programmable blanking time and hysteresis modes.

The blanking time for the comparator may be configured to use leading edge, trailing edge, leading/trailing edge or no blanking by using **SOC.BLANKING.BLANKMODE**. If **SOC.BLANKING.BLANKMODE** is not 00b (disabled), then the blanking time may be configured to be between 100ns and 6000ns by setting the value in **SOC.BLANKING.BLANKTIME**.

The comparator hysteresis may be configured independently for rising and falling input (asymmetric and bi-directional). To set the comparator hysteresis scale for AIO9, set **SOC.SPECCFG0.HYSMODE** and to set the hysteresis level set **SOC.SPECCFG1.AIO9HYS**.

The output polarity of the comparator may be selected by using **SOC.CFGAIO9.POL9** (0b: active-high; 1b: active-low).

The output of the comparator may be sent to the digital bus DB1 to DB7 or to **SOC.DINSIG1.DIN9** by using **SOC.CFGAIO9.MUX9**.

10.16.3.3 I/O and Interrupts

In this mode, the digital input state and input interrupts are also available. To enable interrupts for low to high transitions on AIO9, set **SOC.SIGINTEN.AIO9REINTEN** to 1b. To enable interrupts for high to low transitions on AIO9, set **SOC.SIGINTEN.AIO9FEINTEN** to 1b. When the edge is detected, an interrupt will be asserted on IRQ2 to the MCU. The interrupt status can be monitored by reading **SOC.SIGINTEN.AIO9INT** and cleared by writing **SOC.SIGINTEN.AIO9INTF** to 1b.

10.16.4 AIO9 Special Mode

AIO9 Special Mode is typically used for BEMF applications that need to measure the zero-cross threshold of the phase voltage for motor commutation. In special mode, the CAFE can be configured to internally generate a virtual center-tap voltage as a comparator reference for the phase voltages.

Set **SOC.CFGAIO7.MODE7** = 11b to use AIO<9:7> in special mode. In special mode the AIO9 special mode comparator is enabled.

10.16.4.1 Comparator Reference

In special mode, the comparator reference may be selected from AB<3:1>, AIO8, AIO9 or from a programmable comparator threshold voltage (VTHREF). AB1 is used as the virtual center-tap for BEMF zero-cross applications.

Set **SOC.SPECCFG3.SMUXAIO9** to select the comparator reference. To select the VTHREF comparator threshold use **SOC.DOUTSIG0.VTHREF** to select a value from the following:

- 00b: 0.1V
- 01b: 0.2V
- 10b: 0.5V
- 11b: 1.25V

10.16.4.2 Comparator Configuration

The AIO9 comparator has programmable blanking time and hysteresis modes.

The blanking time for the comparator may be configured to use leading edge, trailing edge, leading/trailing edge or no blanking by using **SOC.BLANKING.BLANKMODE**. If **SOC.BLANKING.BLANKMODE** is not 00b (disabled), then the blanking time may be configured to be between 100ns and 6000ns by setting the value in **SOC.BLANKING.BLANKTIME**.

The comparator hysteresis may be configured independently for rising and falling input (asymmetric and bi-directional). To set the comparator hysteresis scale for AIO9, set **SOC.SPECCFG0.HYSMODE** and to set the hysteresis level set **SOC.SPECCFG1.AIO9HYS**.

The output polarity of the comparator may be selected by using **SOC.CFGAIO9.POL9** (0b: active-high; 1b: active-low).

10.16.4.3 I/O and Interrupts

In this mode, the digital input state and input interrupts are also available. To enable interrupts for low to high transitions on AIO9, set **SOC.SIGINTEN.AIO9REINTEN** to 1b. To enable interrupts for high to low transitions on AIO9, set **SOC.SIGINTEN.AIO9FEINTEN** to 1b. When the edge is detected, an interrupt will be asserted on IRQ2 to the MCU. The interrupt status can be monitored by reading **SOC.SIGINTEN.AIO9INT** and cleared by writing **SOC.SIGINTEN.AIO9INTF** to 1b.

10.16.4.4 Star-Point Connection

Set **SOC.CFGAIO9.MODE9[0]** to 1b in order to connect the motor phase voltages on AIO<9:7> to AB1 with a 100kΩ resistor to create a star-point referent to the comparator.

The AB1 reference may also be configured to come from AIO6 when in amplifier mode. When **SOC.CFGAIO9.MODE9[0]** = 0b, the AB1 reference can be configured to come from the output of the AIO6 amplifier when **SOC.CFGAIO6.MODE6** = 01b (amplifier mode) and **SOC.CFGAIO6.GAIN6** = 000b (direct mode) and **SOC.CFGAIO6.MUX6** = 001b (output to AB1).

To MUX the AIO9 voltage on AB9 with 40% attenuation, set **SOC.CFGAIO9.MODE9[1]** =1b, so the ADC can read out AIO9 voltage from the AFE MUX.

The BEMF position (POS) can be selected between AIO<9:7> through the MUX at the output of the comparator polarity selector. To select the output of the AIO9 comparator for POS, set **SOC.CFGAIO9.OPT9** to 01b.

The selected POS output can also be connected to the digital MUX. To route the POS output to DB6 on the digital bus, set **SOC.CFGAIO9.MUX9[0]** to 1b.

There is an optional sample and hold circuit available for the POS selected POS signal. To bypass the S/H circuit, set **SOC.CFGAIO8.OPT8[1]** to 0b. To configure the CAFE to use the S/H circuit for the POS signal, set **SOC.CFGAIO8.OPT8[1]** to 1b. In order to start and stop the S/H circuit, the ADC EMUX must be used as described above in the EMUX section.

The IRQ2/POS signal to the MCU can be configured to be the POS signal above, or as the IRQ2 interrupt signal. To configure IRQ2/POS to be the POS position as described above, set **SOC.CFGAIO8.OPT8[0]** to 0b. To configure IRQ/POS to be the IRQ2 signal, set **SOC.CFGAIO8.OPT8[0]** to be 1b.

10.17 Register Summary

Table 10-1 CAFE Register Summary

ADDRESS	REGISTER	DESCRIPTION	RESET
0x06	SOC.CFGAIO0	AIO0 Configuration	0x00
0x07	SOC.CFGAIO1	AIO1 Configuration	0x00
0x08	SOC.CFGAIO2	AIO2 Configuration	0x00
0x09	SOC.CFGAIO3	AIO3 Configuration	0x00
0x0A	SOC.CFGAIO4	AIO4 Configuration	0x00
0x0B	SOC.CFGAIO5	AIO5 Configuration	0x00
0x0C	SOC.CFGAIO6	AIO6 Configuration	0x00
0x0D	SOC.CFGAIO7	AIO7 Configuration	0x00
0x0E	SOC.CFGAIO8	AIO8 Configuration	0x00
0x0F	SOC.CFGAIO9	AIO9 Configuration	0x00
0x10	SOC.SIGSET	Signal manager Configuration	0x00
0x11	SOC.HPDACH	High Protection Threshold	0x00
0x12	SOC.HPDACL	High Protection Threshold	0x00
0x13	SOC.LPDACH	Low Protection Threshold	0x00
0x14	SOC.LPDACL	Low Protection Threshold	0x00
0x15	SOC.SHCFG1	Sample and Hold Configuration 1	0x00
0x16	SOC.SHCFG2	Sample and Hold Configuration 2	0x00
0x17	SOC.PROTINTEN	Driver Protection Interrupt Enable	0x00
0x18	SOC.PROTSTAT	Driver Protection Interrupt Status	0x00
0x19	SOC.DOUTSIG0	AIO Data Output 0	0x00
0x1A	SOC.DOUTSIG1	AIO Data Output 1	0x00
0x1B	SOC.DINSIG0	AIO Data Input 0	0x00
0x1C	SOC.DINSIG1	AIO Data Input 1	0x00
0x1D	SOC.CFGIO1	AIO10-AIO13 Configuration 0	0x00
0x1F	SOC.SIGINTEN	AIO Interrupt Enable Configuration	0x00
0x20	SOC.SIGINTF	AIO Interrupt Flag Status	0x00
0x21	SOC.BLANKING	BEMF Comparator Blanking Configuration	0x00
0x22	SOC.SPECCFG0	AIO7 Hysteresis Configuration	0x00
0x23	SOC.SPECCFG1	AIO8/AIO9 Hysteresis Configuration	0x00
0x24	SOC.SPECCFG2	AIO7/AIO8 Comparator Input MUX Configuration	0x00
0x25	SOC.SPECCFG3	AIO9 Comparator Input MUX Configuration	0x00

10.18 Register Detail

10.18.1 SOC.CFGAIO0

Register 10-1 SOC.CFGAIO0 (AIO0 Configuration, 06h)

BIT	NAME	ACCESS	RESET	IO MODE	DIFFAMP MODE
7:6	MODE10	RW	00b	00b	01b
5:4	OPT0	RW	00b	OPT0: AIO0 Option: 00b: Input 01b: Hi-Z 10b: Open-drain output 11b: Hi-Z	GAIN10: Differential amplifier gain setting: 000b: 1x 010b: 1x 011b: 2x 001b: 4x 100b: 8x 101b: 16x 110b: 32x 111b: 48x
3	POL0	RW	0b	POL0: AIO0 Polarity If CFGAI00.OPT0 = 00b, AIO0 input polarity setting. If CFGAI00.OPT0 = 10b, AIO0 output polarity setting: 0b: active high 1b: active low	
2	MUX0	RW	0b	MUX0: AIO0 Digital MUX setting: 000b: DATAI00 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	Reserved
1:0		RW	00b		LP10EN: LP10 Comparator option: 00b: disabled 01b: 1µs blanking time 10b: 2µs blanking time 11b: 4µs blanking time

10.18.2 SOC.CFGAIO1

Register 10-2 SOC.CFGAIO1 (AIO1 Configuration, 07h)

BIT	NAME	ACCESS	RESET	IO MODE	DIFFAMP MODE
7:6	RFU	R	00b	Reserved, write as 0b.	Reserved, write as 0b.
5:4	OPT1	RW	0b	OPT1: AIO1 IO Option: 00b: Input 01b: Hi-Z 10b: Open-drain output 11b: Hi-Z	HP10PREN: HPROT10 PR Protection enable: 0b: HP10 output to PR disabled 1b: HP10 output to PR enabled
		RW	0b		LP10PREN: LPROT10 PR Protection enable: 0b: LP10 output to PR disabled 1b: LP10 output to PR enabled
3	POL1	RW	0b	If CFGAIO1.OPT1 = 00b, AIO1 input polarity setting. If CFGAIO1.OPT1 = 10b, AIO1 output polarity setting: 0b: active high 1b: active low	OS10EN: Differential Amplifier Offset: 0b: Offset disabled 1b: Offset enabled, input signal shifted by $V_{REF}/2$
2	MUX1	RW	0b	MUX1: AIO1 Digital MUX: 000b: DATAIO1 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	CAL10EN: Differential Amplifier Offset Calibration: 0b: disabled 1b: enabled
1:0		RW	00b		HP10EN: HP10 Comparator setting: 00b: disabled 01b: 1µs blanking time 10b: 2µs blanking time 11b: 4µs blanking time

10.18.3 SOC.CFGAIO2

Register 10-3 SOC.CFGAIO2 (AIO2 Configuration, 08h)

BIT	NAME	ACCESS	RESET	IO MODE	DIFFAMP MODE
7:6	MODE32	RW	00b	00b	01b
5:4	OPT2	RW	0b	OPT2: AIO2 Option: 00b: Input 01b: Hi-Z 10b: Open-drain output 11b: Hi-Z	GAIN32: Differential amplifier gain setting: 000b: 1x 010b: 1x 011b: 2x 001b: 4x 100b: 8x 101b: 16x 110b: 32x 111b: 48x
3	POL2	RW	0b	If CFGAI02.OPT2 = 00b, AIO2 input polarity setting. If CFGAI02.OPT2 = 10b, AIO2 output polarity setting: 0b: active high 1b: active low	
2	MUX2	RW	0b	MUX2: AIO0 Digital MUX setting: 000b: DATAI02 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	Reserved
1:0		RW	0b		LP32EN: LP32 Comparator setting: 00b: disabled 01b: 1µs blanking time 10b: 2µs blanking time 11b: 4µs blanking time

10.18.4 SOC.CFGAIO3

Register 10-4 SOC.CFGAIO3 (AIO3 Configuration, 09h)

BIT	NAME	ACCESS	RESET	IO MODE	DIFFAMP MODE
7:6	RFU	RW	0b	Reserved, write as 0b.	Reserved, write as 0b.
5	OPT3	RW	0b	OPT3: AIO3 IO Option: 00b: Input 01b: Hi-Z 10b: Open-drain output 11b: Hi-Z	HP32PREN: HPROT32 PR Protection enable: 0b: HP32 output to PR disabled 1b: HP32 output to PR enabled
4		RW	0b		LP32PREN: LPROT32 PR Protection enable: 0b: LP32 output to PR disabled 1b: LP32 output to PR enabled
3	POL3	RW	0b	If CFGAI03.OPT3 = 00b, AIO3 input polarity setting If CFGAI03.OPT3 = 10b, AIO3 output polarity setting: 0b: active high 1b: active low	OS32EN: Differential Amplifier Offset: 0b: Offset disabled 1b: Offset enabled, input signal shifted by $V_{REF}/2$
2	MUX3	RW	0b	MUX3: AIO3 Digital MUX: 000b: DATAI03 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	CAL32EN: Differential Amplifier Offset Calibration: 0b: disabled 1b: enabled
1:0		RW	00b		HP32EN: HP32 Comparator setting: 00b: disabled 01b: 1μs blanking time 10b: 2μs blanking time 11b: 4μs blanking time

10.18.5 SOC.CFGAIO4

Register 10-5 SOC.CFGAIO4 (AIO4 Configuration, 0Ah)

BIT	NAME	ACCESS	RESET	IO MODE	DIFFAMP MODE
7:6	MODE54	RW	00b	00b	01b
5:4	OPT4	RW	0b	OPT4: AIO4 IO Option: 00b: Input 01b: Hi-Z 10b: Open-drain output 11b: Hi-Z	GAIN54: Differential amplifier gain setting: 000b: 1x 010b: 1x 011b: 2x 001b: 4x 100b: 8x 101b: 16x 110b: 32x 111b: 48x
3	POL4	RW	0b	If CFGAI04.OPT4 = 00b, AIO4 input polarity setting. If CFGAI04.OPT4 = 10b, AIO4 output polarity setting: 0b: active high 1b: active low	
2	MUX4	RW	0b	MUX4: AIO4 Digital MUX: 000b: DATAI04 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	Reserved LP54EN: LP54 Comparator setting: 00b: disabled 01b: 1µs blanking time 10b: 2µs blanking time 11b: 4µs blanking time

10.18.6 SOC.CFGAIO5

Register 10-6 SOC.CFGAIO5 (AIO5 Configuration, 0Bh)

BIT	NAME	ACCESS	RESET	IO MODE	DIFFAMP MODE
7:6	RFU	RW	0b	Reserved, write as 0b.	Reserved, write as 0b.
5	OPT5	RW	0b	OPT5: AIO5 IO Option: 00b: Input 01b: Hi-Z 10b: Open-drain output 11b: Hi-Z	HP54PREN: HPROT54 PR Protection enable: 0b: HP54 output to PR disabled 1b: HP54 output to PR enabled
4		RW	0b		LP54PREN: LPROT54 PR Protection enable: 0b: LP54 output to PR disabled 1b: LP54 output to PR enabled
3	POL5	RW	0b	If CFGAIO5.OPT5 = 00b, AIO5 input polarity setting. If CFGAIO5.OPT5 = 10b, AIO5 output polarity setting: 0b: active high 1b: active low	OS54EN: Differential Amplifier Offset: 0b: Offset disabled 1b: Offset enabled, input signal shifted by $V_{REF}/2$
2	MUX5	RW	0b	MUX5: AIO5 Digital MUX: 000b: DATAIO5 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	CAL54EN: Differential Amplifier Offset Calibration: 0b: disabled 1b: enabled
1:0		RW	00b		HP54EN: HP54 Comparator setting: 00b: disabled 01b: 1μs blanking time 10b: 2μs blanking time 11b: 4μs blanking time

10.18.7 SOC.CFGAIO6

Register 10-7 SOC.CFGAIO6 (AIO6 Configuration, 0Ch)

BIT	IO MODE	GAIN MODE	COMPARATOR MODE	SPECIAL MODE
7:6	MODE6: 00b	MODE6: 01b	MODE6: 10b	MODE6: 11b
5	OPT6: AIO6 IO Option: 00b: Input 01b: Hi-Z 10b: Open-drain output 11b: Hi-Z	GAIN6: AIO6 Amplifier gain setting: 000b: Gain amplifier bypass, direct mode 001b: 1x 010b: 2x 011b: 4x 100b: 8x 101b: 16x 110b: 32x 111b: 48x	OPT6: AIO6 Comparator Reference select: 00b: VTHREF 01b: AB1 10b: AB2 11b: AB3	ADMUX: 1b: Switch ADCIN to AB7
4				SWAP: Buffer Swap: 0b: Do not swap buffer offset 1b: Swap buffer offset
3	POL6: AIO6 Polarity Setting: 00b: active-high 01b: active-low		POL6: AIO6 Comparator output polarity setting: 0b: active-high 1b: active-low	Reserved, write to 0b
2:0	MUX6: AIO6 Digital MUX Setting: 000b: DATAIO6 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	MUX6: Analog MUX Setting: 000b: AB6 001b: AB1 010b: AB2 011b: AB3 100b: AB4 101b: AB5 110b: AB6 111b: AB7	MUX6: AIO6 Digital MUX Setting: 000b: DATAIO6 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	MUX6: Analog MUX Setting: 000b: AB6 001b: AB1 010b: AB2 011b: AB3 100b: AB4 101b: AB5 110b: AB6 111b: AB7

10.18.8 SOC.CFGAIO7

Register 10-8 SOC.CFGAIO7 (AIO7 Configuration, 0Dh)

BIT	IO MODE	GAIN MODE	COMPARATOR MODE	SPECIAL MODE
7:6	MODE7: 00b	MODE7: 01b	MODE7: 10b	MODE7: 11b
5	OPT7: AIO7 IO Option: 00b: Input 01b: Hi-Z 10b: Open-drain output 11b: Hi-Z	GAIN7: AIO7 Amplifier gain setting: 000b: Gain amplifier bypass, direct mode 001b: 1x 010b: 2x 011b: 4x 100b: 8x 101b: 16x 110b: 32x 111b: 48x	OPT7: AIO7 Comparator Reference select: 00b: VTHREF 01b: AB1 10b: AB2 11b: AB3	Reserved, write as 0b.
4				Reserved, write as 0b.
3	POL7: AIO7 Polarity Setting: 00b: active-high 01b: active-low		POL7: AIO7 Comparator polarity setting: 0b: active-high 1b: active-low	POL7: AIO7 Comparator polarity setting: 0b: active-high 1b: active-low
2:0	MUX7: AIO7 Digital MUX: 000b: DATAIO7 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	MUX7: AIO7 Analog MUX Setting: 000b: AB7 001b: AB1 010b: AB2 011b: AB3 100b: AB4 101b: AB5 110b: AB6 111b: AB7	MUX7: AIO7 Digital MUX: 000b: DATAIO7 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	Reserved, write as 000b.

10.18.9 SOC.CFGAIO8

Register 10-9 SOC.CFGAIO8 (AIO8 Configuration, 0Eh)

BIT	IO MODE	GAIN MODE	COMPARATOR MODE	SPECIAL MODE
7:6	MODE8: 00b	MODE8: 01b	MODE8: 10b	MODE8: 11b
5	OPT8: AIO8 IO Option: 00b: Input 01b: Hi-Z 10b: Open-drain output 11b: Hi-Z	GAIN8 Amplifier gain setting: 000b: Gain amplifier bypass, direct mode 001b: 1x 010b: 2x 011b: 4x 100b: 8x 101b: 16x 110b: 32x 111b: 48x	OPT8: AIO8 Comparator Reference select: 00b: VTHREF 01b: AB1 10b: AB2 11b: AB3	OPT8[1]: S/H bypass for POS: 0b: Bypass S/H for POS signal 1b: Do not bypass S/H for POS signal
4				OPT8[2]: nIRQ2/POS output: 0b: Select IRQ2/POS output POS (BEMF) 1b: Select IRQ2/POS output nIRQ2 (INT)
3	POL8: AIO8 Polarity Setting: 00b: active-high 01b: active-low		POL8: AIO8 Comparator polarity setting: 0b: active-high 1b: active-low	POL8: AIO8 Comparator polarity setting: 0b: active-high 1b: active-low
2:0	MUX8: AIO8 Digital MUX: 000b: DATAIO8 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	MUX8: AIO8 Analog MUX: 000b: AB8 001b: AB1 010b: AB2 011b: AB3 100b: AB4 101b: AB5 110b: AB6 111b: AB7	MUX8: AIO8 Digital MUX: 000b: DATAIO8 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	Reserved, write as 000b.

10.18.10 SOC.CFGAIO9

Register 10-10 SOC.CFGAIO9 (AIO9 Configuration, 0Fh)

BIT	IO MODE	GAIN MODE	COMPARATOR MODE	SPECIAL MODE
7	MODE9: 00b	MODE9: 01b	MODE9: 10b	MODE9[1]: Switch (4/10)*AIO7/8/9 to AB7/8/9
6				MODE9[0]: Switch AIO7/8/9 to CT resistors to generate CT at AB1
5	OPT9: AIO9 IO Option: 00b: Input 01b: Hi-Z 10b: Open-drain output 11b: Hi-Z	GAIN9: AIO9 Amplifier gain setting: 000b: Gain amplifier bypass, direct mode 001b: 1x 010b: 2x 011b: 4x 100b: 8x 101b: 16x 110b: 32x 111b: 48x	OPT9: AIO9 Comparator Reference select: 00b: VTHREF 01b: AB1 10b: AB2 11b: AB3	OPT9: AIO789 comparator output to POS: 00b: not connected 01b: MUX AIO7 comparator output to POS 10b: MUX AIO8 comparator output to POS 11b: MUX AIO9 comparator output to POS
4				POL9: AIO9 Comparator polarity setting: 0b: active-high 1b: active-low
3	POL9: AIO9 Polarity Setting: 00b: active-high 01b: active-low			POL9: AIO9 Comparator polarity setting: 0b: active-high 1b: active-low
2:1	MUX9: AIO9 Digital MUX: 000b: DATAI09 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	MUX9: AIO9 Analog MUX Setting: 000b: AB9 001b: AB1 010b: AB2 011b: AB3 100b: AB4 101b: AB5 110b: AB6 111b: AB7	MUX9: AIO9 Digital MUX: 000b: DATAI09 001b: DB1 010b: DB2 011b: DB3 100b: DB4 101b: DB5 110b: DB6 111b: DB7	Reserved, write to 00b.
0				MUX9[0]: 1 = Switch MUXed raw comparator output to DB6.

10.18.11 SOC.SIGSET

Register 10-11 SOC.SIGSET (Signal Manager Configuration, 10h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:4	RFU	R	0b	Reserved, write to 000b
3	HPROTHYS	RW	0b	HPx Hysteresis: 0b: Comparator Hysteresis disabled 1b: Comparator Hysteresis enabled
2	LPROTHYS	RW	0b	LPx Hysteresis: 0b: Comparator Hysteresis disabled 1b: Comparator Hysteresis enabled
1	LPDACAB3	RW	0b	Connect LPDAC output to AB3: 0b: LPDAC output not connected to AB3 1b: LPDAC output connected to AB3
0	HPDACAB2	RW	0b	Connect HPDAC output to AB2: 0b: HPDAC output not connected to AB2 1b: HPDAC output connected to AB2

10.18.12 SOC.HPDACH

Register 10-12 SOC.HPDACH (HPDAC High Setting, 11h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:0	HPDAC	RW	0	HPDAC MSB setting bits 9:2

10.18.13 SOC.HPDACL

Register 10-13 SOC.HPDACL (HPDAC Low Setting, 12h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:2	RFU	R	0	Reserved, write to 0x0.
1:0	HPDAC	RW	0	HPDAC LSB setting bits 1:0

10.18.14 SOC.LPDACH

Register 10-14 SOC.LPDACH (LPDAC High Setting, 13h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:0	LPDAC	RW	0	LPDAC MSB setting bits 9:2.

10.18.15 SOC.LPDACL

Register 10-15 SOC.LPDAC1 (LPDAC Low Setting, 14h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:2	RFU	R	0b	Reserved, write to 0x0.
1:0	LPDAC	RW	0b	LPDAC LSB Setting bits 1:0.

10.18.16 SOC.SHCFG1

Register 10-16 SOC.SHCFG1 (Sample and Hold Configuration, 15h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:5	RFU	R	000b	Reserved, write to 0x0.
4	EMUXEN	RW	0b	EMUX Enable: 0b: Disabled. Writing this bit to 0b will reset the EMUX. 1b: Enabled
3	ADCBUFEN	RW	0b	ADCBUF Circuit Enable: 0b: Disabled 1b: Enabled
2	DAO54SH	RW	0b	Enable sample and hold circuit to synchronize the Differential Amplifier 54 output to ADCIN: 0b: Disabled 1b: Enabled
1	DAO32SH	RW	0b	Enable sample and hold circuit to synchronize the Differential Amplifier 32 output to ADCIN: 0b: Disabled 1b: Enabled
0	DAO10SH	RW	0b	Enable sample and hold circuit to synchronize the Differential Amplifier 10 output to ADCIN: 0b: Disabled 1b: Enabled

10.18.17 SOC.SHCFG2

Register 10-17 SOC.SHCFG2 (Sample and Hold Configuration 2, 16h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	COMP_SH	RW	0b	Comparator Toggle: 0b: Sample POS value. When read, this bit is always 0b. 1b: Hold POS value
6	HLD2	RW	0b	DAO54 Sample and Hold Output: 0b: Sample 1b: Hold
5	HLD1	RW	0b	DAO32 Sample and Hold Output: 0b: Sample 1b: Hold
4	HLD0	RW	0b	DAO10 Sample and Hold Output: 0b: Sample 1b: Hold
3:0	MUXA	RW	0b	If SHCFG1.EMUX_EN is 0b, then set AFE MUX to: 0000b: DAO10 0001b: DAO32 0010b: DAO54 0011b: AB1 0100b: AB2 0101b: AB3 0110b: AB4 0111b: AB5 1000b: AB6 1001b: AB7 1010b: AB8 1011b: AB9 1100b: VPTAT 1101b: AB11 1110b: VP / 10 1111b: VREF / 2

10.18.18 SOC.PROTINTEN

Register 10-18 SOC.PROTINTEN (Protection Interrupt Enable, 17h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	RFU	R	0b	Reserved, write to 0.
6	HP54INTEN	RW	0b	H PROT54 Interrupt enable: 0b: Not enabled 1b: Enabled
5	HP32INTEN	RW	0b	H PROT32 Interrupt enable: 0b: Not enabled 1b: Enabled
4	HP10INTEN	RW	0b	H PROT10 Interrupt enable: 0b: Not enabled 1b: Enabled
3	RFU	R	0b	Reserved, write to 0.
2	LP54INTEN	RW	0b	L PROT54 Interrupt enable: 0b: Not enabled 1b: Enabled
1	LP32INTEN	RW	0b	L PROT32 Interrupt enable: 0b: Not enabled 1b: Enabled
0	LP10INTEN	RW	0b	L PROT10 Interrupt enable: 0b: Not enabled 1b: Enabled

10.18.19 SOC.PROTSTAT

Register 10-19 SOC.PROTSTAT (Protection Interrupt Status, 18h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	HP54STAT	R	0b	H PROT54 Real-time status: 0b: Comparator output low 1b: Comparator output high
6	HP54INT	RW	0b	H PROT54 Interrupt: 0b: No interrupt 1b: Interrupt, write 1b to clear
5	HP32INT	RW	0b	H PROT32 Interrupt: 0b: No interrupt 1b: Interrupt, write 1b to clear
4	HP10INT	RW	0b	H PROT10 Interrupt: 0b: No interrupt 1b: Interrupt, write 1b to clear
3	LP54STAT	R	0b	L PROT54 Real-time status: 0b: Comparator output low 1b: Comparator output high
2	LP54INT	RW	0b	L PROT54 Interrupt: 0b: No interrupt 1b: Interrupt, write 1b to clear
1	LP32INT	RW	0b	L PROT32 Interrupt: 0b: No interrupt 1b: Interrupt, write 1b to clear
0	LP10INT	RW	0b	L PROT10 Interrupt: 0b: No interrupt 1b: Interrupt, write 1b to clear

10.18.20 SOC.DOUTSIG0

Register 10-20 SOC.DOUTSIG0 (Digital Output 0, 19h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:6	VTHREF	RW	00b	Threshold voltage for comparators in AIO<9:6>: 00b: 0.1V 01b: 0.2V 10b: 0.5V 11b: 1.25V
5	DOUT5	RW	0b	Data output to AIO5.
4	DOUT4	RW	0b	Data output to AIO4.
3	DOUT3	RW	0b	Data output to AIO3.
2	DOUT2	RW	0b	Data output to AIO2.
1	DOUT1	RW	0b	Data output to AIO1.
0	DOUT0	RW	0b	Data output to AIO0.

10.18.21 SOC.DOUTSIG1

Register 10-21 SOC.DOUTSIG1 (Digital Output 1,1Ah)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:4	RFU	R	000b	Reserved, write to 0.
3	DOUT9	RW	0b	Data output to AIO9.
2	DOUT8	RW	0b	Data output to AIO8.
1	DOUT7	RW	0b	Data output to AIO7.
0	DOUT6	RW	0b	Data output to AIO6.

10.18.22 SOC.DINSIG0

Register 10-22 SOC.DINSIG0 (Digital Input 0, 1Bh)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:6	RFU	RW	00b	Reserved, write to 0.
5	DIN5	R	0b	Data input from AIO5.
4	DIN4	R	0b	Data input from AIO4.
3	DIN3	R	0b	Data input from AIO3.
2	DIN2	R	0b	Data input from AIO2.
1	DIN1	R	0b	Data input from AIO1.
0	DIN0	R	0b	Data input from AIO0.

10.18.23 SOC.DINSIG1

Register 10-23 SOC.DINSIG1 (Digital Input 1, 1Ch)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:5	RFU	R	000b	Reserved, write as 0x0.
4	DRV_FLT	R	0b	Driver fault input. Set to 1b when driver short is detected.
3	DIN9	R	0b	Data input from AIO9.
2	DIN8	R	0b	Data input from AIO8.
1	DIN7	R	0b	Data input from AIO7.
0	DIN6	R	0b	Data input from AIO6.

10.18.24 SOC.CFGIO1

Register 10-24 SOC.CFGIO1 (AIO10-AIO13 Configuration 1, 1Dh)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:5	RFU	R	000b	Reserved, write as 0.
4	EN_AIO6_OCP	RW	0b	Enable AIO6 comparator output to disable gate driver on OC event.
3	VREFBP	RW	0b	Switch VREF signal to AB5 so that it can be buffered out on AIO6.
2:0	RFU	R	000b	Reserved, write as 0.

10.18.25 SOC.SIGINTEN

Register 10-25 SOC.SIGINTEN (AIO Interrupt Enable Configuration, 1Fh)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	AIO9REINTEN	RW	0b	AIO9 digital input rising edge interrupt enable. 0b: disabled 1b: enabled
6	AIO8REINTEN	RW	0b	AIO8 digital input rising edge interrupt enable. 0b: disabled 1b: enabled
5	AIO7REINTEN	RW	0b	AIO7 digital input rising edge interrupt enable. 0b: disabled 1b: enabled
4	AIO6REINTEN	RW	0b	AIO6 digital input rising edge interrupt enable. 0b: disabled 1b: enabled
3	AIO9FEINTEN	RW	0b	AIO9 digital input falling edge interrupt enable. 0b: disabled 1b: enabled
2	AIO8FEINTEN	RW	0b	AIO8 digital input falling edge interrupt enable. 0b: disabled 1b: enabled
1	AIO7FEINTEN	RW	0b	AIO7 digital input falling edge interrupt enable. 0b: disabled 1b: enabled
0	AIO6FEINTEN	RW	0b	AIO6 digital input falling edge interrupt enable. 0b: disabled 1b: enabled

10.18.26 SOC.SIGINTF

Register 10-26 SOC.SIGINTF (AIO Interrupt Flag, 20h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	HP32STAT	R	0b	H PROT32 Real-time status: 0b: Comparator output low 1b: Comparator output high
6	LP32STAT	R	0b	L PROT32 Real-time status: 0b: Comparator output low 1b: Comparator output high
5	HP10STAT	R	0b	H PROT10 Real-time status: 0b: Comparator output low 1b: Comparator output high
4	LP10STAT	R	0b	L PROT10 Real-time status: 0b: Comparator output low 1b: Comparator output high
3	AIO9INT	RW	0b	AIO9 Interrupt: 0b: No Interrupt 1b: Interrupt, IRQ2 asserted. Write 1b to clear.
2	AIO8INT	RW	0b	AIO8 Interrupt: 0b: No Interrupt 1b: Interrupt, IRQ2 asserted. Write 1b to clear.
1	AIO7INT	RW	0b	AIO7 Interrupt: 0b: No Interrupt 1b: Interrupt, IRQ2 asserted. Write 1b to clear.
0	AIO6INT	RW	0b	AIO6 Interrupt: 0b: No Interrupt 1b: Interrupt, IRQ2 asserted. Write 1b to clear.

10.18.27 SOC.BLANKING

Register 10-27 SOC.BLANKING (Comparator Blanking Configuration, 21h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:4	BLANKTIME	R/W	0000b	Blanking time for BEMF Comparator: 0000b: 100ns 0001b: 250ns 0010b: 500ns 0011b: 750ns 0100b: 1000ns 0101b: 1250ns 0110b: 1500ns 0111b: 2000ns 1000b: 2500ns 1001b: 3000ns 1010b: 3500ns 1011b: 4000ns 1100b: 4500ns 1101b: 5000ns 1110b: 5500ns 1111b: 6000ns
3:2	RFU	R	00b	Reserved, write as 0.
1:0	BLANKMODE	R/W	00b	BEMF Comparator Blanking Mode: 00b: Disabled 01b: Leading edge blanking 10b: Trailing edge blanking 11b: Leading and trailing edge blanking

10.18.29 SOC.SPECCFG0

Register 10-28 SOC.SPECCFG0 (AIO7 Comparator Hysteresis Configuration, 22h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	HYSMODE	R/W	0x0	AIO7 Special Mode Comparator Hysteresis Mode: 0b: Hysteresis = 0/5/10/20 mV 1b: Hysteresis = 0/20/40/80 mV
6:4	RFU	R	0x0	Reserved, write as 0x0.
3:0	AIO7HYS	R/W	0x0	<p>AIO7 Special Mode Comparator Rising/Falling Hysteresis for SOC.SPECCFG0.HYSMODE = 0:</p> <ul style="list-style-type: none"> 0000b: Rising = 0mV, Falling = 0mV 0001b: Rising = 0mV, Falling = 5mV 0010b: Rising = 0mV, Falling = 10mV 0011b: Rising = 0mV, Falling = 20mV 0100b: Rising = 5mV, Falling = 0mV 0101b: Rising = 5mV, Falling = 5mV 0110b: Rising = 5mV, Falling = 10mV 0111b: Rising = 5mV, Falling = 20mV 1000b: Rising = 10mV, Falling = 0mV 1001b: Rising = 10mV, Falling = 5mV 1010b: Rising = 10mV, Falling = 10mV 1011b: Rising = 10mV, Falling = 20mV 1100b: Rising = 20mV, Falling = 0mV 1101b: Rising = 20mV, Falling = 5mV 1110b: Rising = 20mV, Falling = 10mV 1111b: Rising = 20mV, Falling = 20mV <p>AIO7 Special Mode Comparator Rising/Falling Hysteresis for SOC.SPECCFG0.HYSMODE = 1:</p> <ul style="list-style-type: none"> 0000b: Rising = 0mV, Falling = 0mV 0001b: Rising = 0mV, Falling = 20mV 0010b: Rising = 0mV, Falling = 40mV 0011b: Rising = 0mV, Falling = 80mV 0100b: Rising = 20mV, Falling = 0mV 0101b: Rising = 20mV, Falling = 20mV 0110b: Rising = 20mV, Falling = 40mV 0111b: Rising = 20mV, Falling = 80mV 1000b: Rising = 40mV, Falling = 0mV 1001b: Rising = 40mV, Falling = 20mV 1010b: Rising = 40mV, Falling = 40mV 1011b: Rising = 40mV, Falling = 80mV 1100b: Rising = 80mV, Falling = 0mV 1101b: Rising = 80mV, Falling = 20mV 1110b: Rising = 80mV, Falling = 40mV 1111b: Rising = 80mV, Falling = 80mV

10.18.30 SOC.SPECCFG1

Register 10-29 SOC.SPECCFG1 (AIO8/9 Comparator Hysteresis Configuration, 23h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:4	AIO8HYS	R/W	0x0	<p>AI08 Special Mode Comparator Rising/Falling Hysteresis for SOC.SPECCFG0.HYSMODE = 0:</p> <ul style="list-style-type: none"> 0000b: Rising = 0mV, Falling = 0mV 0001b: Rising = 0mV, Falling = 5mV 0010b: Rising = 0mV, Falling = 10mV 0011b: Rising = 0mV, Falling = 20mV 0100b: Rising = 5mV, Falling = 0mV 0101b: Rising = 5mV, Falling = 5mV 0110b: Rising = 5mV, Falling = 10mV 0111b: Rising = 5mV, Falling = 20mV 1000b: Rising = 10mV, Falling = 0mV 1001b: Rising = 10mV, Falling = 5mV 1010b: Rising = 10mV, Falling = 10mV 1011b: Rising = 10mV, Falling = 20mV 1100b: Rising = 20mV, Falling = 0mV 1101b: Rising = 20mV, Falling = 5mV 1110b: Rising = 20mV, Falling = 10mV 1111b: Rising = 20mV, Falling = 20mV <p>AI08 Special Mode Comparator Rising/Falling Hysteresis for SOC.SPECCFG0.HYSMODE = 1:</p> <ul style="list-style-type: none"> 0000b: Rising = 0mV, Falling = 0mV 0001b: Rising = 0mV, Falling = 20mV 0010b: Rising = 0mV, Falling = 40mV 0011b: Rising = 0mV, Falling = 80mV 0100b: Rising = 20mV, Falling = 0mV 0101b: Rising = 20mV, Falling = 20mV 0110b: Rising = 20mV, Falling = 40mV 0111b: Rising = 20mV, Falling = 80mV 1000b: Rising = 40mV, Falling = 0mV 1001b: Rising = 40mV, Falling = 20mV 1010b: Rising = 40mV, Falling = 40mV 1011b: Rising = 40mV, Falling = 80mV 1100b: Rising = 80mV, Falling = 0mV 1101b: Rising = 80mV, Falling = 20mV 1110b: Rising = 80mV, Falling = 40mV 1111b: Rising = 80mV, Falling = 80mV
3:0	AIO9HYS	R/W	0x0	<p>AI09 Special Mode Comparator Rising/Falling Hysteresis for SOC.SPECCFG0.HYSMODE = 0:</p> <ul style="list-style-type: none"> 0000b: Rising = 0mV, Falling = 0mV 0001b: Rising = 0mV, Falling = 5mV 0010b: Rising = 0mV, Falling = 10mV 0011b: Rising = 0mV, Falling = 20mV 0100b: Rising = 5mV, Falling = 0mV 0101b: Rising = 5mV, Falling = 5mV 0110b: Rising = 5mV, Falling = 10mV 0111b: Rising = 5mV, Falling = 20mV 1000b: Rising = 10mV, Falling = 0mV 1001b: Rising = 10mV, Falling = 5mV 1010b: Rising = 10mV, Falling = 10mV 1011b: Rising = 10mV, Falling = 20mV 1100b: Rising = 20mV, Falling = 0mV 1101b: Rising = 20mV, Falling = 5mV 1110b: Rising = 20mV, Falling = 10mV 1111b: Rising = 20mV, Falling = 20mV

				AIO9 Special Mode Comparator Rising/Falling Hysteresis for SOC.SPECCFG0.HYSMODE = 1: 0000b: Rising = 0mV, Falling = 0mV 0001b: Rising = 0mV, Falling = 20mV 0010b: Rising = 0mV, Falling = 40mV 0011b: Rising = 0mV, Falling = 80mV 0100b: Rising = 20mV, Falling = 0mV 0101b: Rising = 20mV, Falling = 20mV 0110b: Rising = 20mV, Falling = 40mV 0111b: Rising = 20mV, Falling = 80mV 1000b: Rising = 40mV, Falling = 0mV 1001b: Rising = 40mV, Falling = 20mV 1010b: Rising = 40mV, Falling = 40mV 1011b: Rising = 40mV, Falling = 80mV 1100b: Rising = 80mV, Falling = 0mV 1101b: Rising = 80mV, Falling = 20mV 1110b: Rising = 80mV, Falling = 40mV 1111b: Rising = 80mV, Falling = 80mV
--	--	--	--	--

10.18.31 SOC.SPECCFG2

Register 10-30 SOC.SPECCFG2 (AIO7/8 Comparator MUX Input Configuration, 24h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	RFU	R	0b	Reserved, write to 0b.
6:4	SMUXAIO7	RW	000b	Special Mode Comparator Input MUX Selection for AIO7: 000b: VTHREF 001b: AB1 (virtual center-tap) 010b: AB2 011b: AB3 100b: AIO8 (phase to phase compare) 101b: AIO9 (phase to phase compare) 110b: RFU 111b: RFU
3	RFU	R	0b	Reserved, write to 0.
2:0	SMUXAIO8	RW	000b	Special Mode Comparator Input MUX Selection for AIO8: 000b: VTHREF 001b: AB1 (virtual center-tap) 010b: AB2 011b: AB3 100b: AIO7 (phase to phase compare) 101b: AIO9 (phase to phase compare) 110b: RFU 111b: RFU

10.18.32 SOC.SPECCFG3

Register 10-31 SOC.SPECCFG3 (AIO9 Comparator MUX Input Configuration, 25h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	RFU	R	0b	Reserved, write to 0b.
6:4	SMUXAIO9	RW	000b	Special Mode Comparator Input MUX Selection for AIO7: 000b: VTHREF 001b: AB1 (virtual center-tap) 010b: AB2 011b: AB3 100b: AIO7 (phase to phase compare) 101b: AIO8 (phase to phase compare) 110b: RFU 111b: RFU
3:0	RFU	R	000b	Reserved, write to 0x0.


11 APPLICATION SPECIFIC POWER DRIVER

11.1 Features

- 3 high-side gate drivers with 250mA sink and 500mA source current
- 3 low-side gate drivers with 1A sink and 1A source current
- Fast fault protection
- Cycle-by-cycle current limit function

11.2 System Block Diagram

Figure 11-1 ASPD System Block Diagram




11.3 Functional Description

The Application Specific Power Drivers™ (Figure 11-1 ASPD System Block Diagram) module handles power driving for power and motor control applications. The ASPD contains three low-side gate drivers (DRLx), three ultra-high-side gate drivers (DXHx). Each gate driver can drive an external IGBT switch in response to high-speed control signals from the micro-controller ports, and a pair of high-side and low-side gate drivers can form a half-bridge driver.

11.4 High-Side Gate Drivers

The ASPD contains 3 push-pull ultra-high-voltage high-side gate drivers.

Figure 11-2 ASPD High-Side Gate Drivers



The DXHx outputs of the ASPD are used to drive the gate of an external high-side power IGBT. The supply for the high-side gate drivers is the output of the HV-BUCK (V_P). The output of the MV-BUCK may be configured to be 12V or 15V.

The input to the gate drivers are from PWM timer output signals from the MCU. The MCU can configure these gate driver inputs from the PWM timer peripheral and can configure the dead-time between complementary high-side/low-side pairs.


The input to the 3 high-side gate drivers are shown below:

- DXH0: PC4 (PWMB4)
- DXH1: PC5 (PWMB5)
- DXH2: PC6 (PWMB6)

11.5 Low-Side Gate Drivers

The ASPD contains 3 push-pull low-side gate drivers.

Figure 11-3 ASPD Low-Side Gate Drivers



The ASPD contains 3 push-pull low-side gate drivers.

The DRL<2:0> outputs of the ASPD are used to drive the gate of an external low-side power IGBT. The supply for the low-side gate drivers is VP, which is the output of the HV-BUCK. VP may be configured to 12V or 15V.

The input to the gate drivers are the PB[2:0] IO from the MCU. The MCU can configure these gate driver inputs from the PWM timer peripheral and can configure the dead-time between complementary high-side/low-side pairs.

The input to the 3 low-side gate drivers are shown below:

- DRL0: PB0 (PWMB0)
- DRL1: PB1 (PWMB1)
- DRL2: PB2 (PWMB2)

11.6 Enabling the ASPD

To enable the ASPD, set **SOC.ENDRV.ENDRV** to 1b.

11.7 Driver Protection

During operation the ASPD may disable the gate drivers when events such as over-current occur.

The ASPD has a protection input signal (PR) that notifies the ASPD of a protection event. If the ASPD has unmasked the high-side PR protection (**SOC.CFGDRV1.HSPREN** = 1b) then the high-side gate drivers will be disabled. If the ASPD has unmasked the low-side PR protection (**SOC.CFGDRV1.LSPREN** = 1b), then the low-side gate drivers will be disabled.

Once the gate drivers have been disabled, the MCU must reset the ASPD by setting **SOC.ENDRV.ENDRV** to 0b, then back to 1b in order to re-enable the ASPD.


11.8 Cycle by Cycle Current Limit

To provide hardware assist for current limit, the ASPD may be configured to temporarily disable the gate drivers, when the current is over a configured threshold.

During these events, the ASPD may turn off all the high-side, low-side or high-side and low-side gate drivers based on the state of the Signal Manager HPCOMP/LPCOMP comparators. This can allow applications to have cycle by cycle current limit, without intervention of the MCU.

The diagram below shows how the protection comparators can be used to generate an event signal PWMCBC, which can be used to control this operation.

Figure 11-4 Cycle by Cycle Current Limit



The mask signal (**SOC.CFGDRV2.DRVxyDIS**) is used to select which half-bridge to enable cycle-by-cycle current limit on, while **SOC.CFGDRV2.LPCBCHS** and **SOC.CFGDRV2.LPCBCLS** are used to select the high-side or low-side gate driver for the half-bridge to disable.

The real-time status of which half-bridge is in cycle-by-cycle current limit operation is available in **SOC.STATDRV.DRVxyDISSTAT**. The latched status is available in **SOC.STATDRV.DRVxyDIS**.

During operation, if the PWM CBC signal is high, then the output to the configured gate drivers is temporarily disabled, until the PWM CBC becomes available again. The following shows which drivers are disabled during this condition:

- PWM CBC = high:

- If **SOC.CFGDRV2.LPCBCHS** = 1b and **SOC.CFGDRV2.DRV52DIS** = 1b, disable DXH2
- If **SOC.CFGDRV2.LPCBCLS** = 1b and **SOC.CFGDRV2.DRV52DIS** = 1b, disable DRL2
- PWMCBC = high:
 - If **SOC.CFGDRV2.LPCBCHS** = 1b and **SOC.CFGDRV2.DRV41DIS** = 1b, disable DXH1
 - If **SOC.CFGDRV2.LPCBCLS** = 1b and **SOC.CFGDRV2.DRV41DIS** = 1b, disable DRL1
- PWMCBC = high:
 - If **SOC.CFGDRV2.LPCBCHS** = 1b and **SOC.CFGDRV2.DRV30DIS** = 1b, disable DXH0
 - If **SOC.CFGDRV2.LPCBCLS** = 1b and **SOC.CFGDRV2.DRV30DIS** = 1b, disable DRL0

11.9 Boot-strap Pre-Charge

The Driver Manager has a feature where the device may be configured to pre-charge the high-side gate driver boot-strap capacitor.

When the motor is disabled, the user may set the **SOC.CFGDRV4.PRECHARGE** to 1b to enable the pre-charge function. When this field is set, the high-side gate driver is disabled and the low-side is pulled-up, allowing the source node to be pulled down which will allow the boot-strap capacitor to charge. To disable this pre-charging, the user may set the **SOC.CFGDRV4.PRECHARGE** to 0b.

This feature can be useful when the device is powered, but the motor drive is disabled – allowing the boot-strap capacitor to remain charged, which may help avoid shoot through conditions.

The user should disable this feature before enabling the motor, and also should only enable this feature after the motor has stopped moving after motor disable is commanded.

11.10 Low-side Gate Driver Short Protection

The driver manager can detect short-circuit conditions in the low-side MOSFET when enabled. To enable this feature, set **SOC.ENDRV.DRVFLTEN** (driver fault enable) to 1b.

When the low-side gate is turned off, if the DRLx voltage does not fall below the $V_{SC;DRL}$ threshold within the $t_{SC;DRL}$ time, then a fault is declared. When the low-side gate is turned on, if the DRLx voltage does not rise above the $V_{SC;DRL}$ threshold within the $t_{SC;DRL}$ time, then a fault is declared.

When the fault is declared, the driver manager will be disabled and the **SOC.DRV_FLT.DRV_FLT** bit will be set to 1b and an interrupt on IRQ1 will be asserted. To clear this condition, set **SOC.ENDRV.DRVFLTEN** to 0b then set this field to a 1b.

11.11 VP UVLO Configuration

If **SOC.CFGDRV4.VPUVLOQUAL** is set to 0b, then the VP UVLO threshold is set to $V_{UVLOR;VP}$ when VP is rising, and $V_{UVLOF;VP}$ when VP is falling.

If the **SOC.CFGDRV4.VPUVLOQUAL** is set to 1b, then the VP UVLO threshold is set as above qualified by the VP power OK threshold. For example, when VP is rising the VP UVLO threshold is set when VP crosses $V_{UVLOR;VP}$ and $k_{POKR;VP}$. When VP is falling, the VP UVLO threshold is set when VP crosses $V_{UVLOF;VP}$ and $k_{POKF;VP}$.

11.12 Register Summary

Table 11-1 ASPD Register Summary

ADDRESS	REGISTER	DESCRIPTION	RESET
27h	SOC.CFGDRV1	Driver Configuration 1	00h
28h	SOC.CFGDRV2	Driver Configuration 2	00h
29h	SOC.CFGDRV3	Driver Configuration 3	00h
2Ah	SOC.STATDRV	Driver Status	00h
7Bh	SOC.CFGDRV4	Driver Configuration 4	00h
7Ch	SOC.DRV_FLT	Driver Fault Flag	00h
7Dh	SOC.ENDRV	Driver Manager Enable	00h
7Eh	SOC.WDTPASS	SOC Watchdog Timer Password	00h

11.13 Register Detail

11.13.1 SOC.CFGDRV1

Register 11-1 SOC.CFGDRV1 (Driver Configuration 1, 27h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:4	RFU	R	0x0	Reserved, write as 0x0.
3	HSPREN	RW	0b	High side PR protection enable: 0b: PR disabled 1b: PR enabled
2	LSPREN	RW	0b	Low side PR protection enable: 0b: PR disabled 1b: PR enabled
1:0	RFU	R	0x0	Reserved, write as 0x0.

11.13.2 SOC.CFGDRV2

Register 11-2 SOC.CFGDRV2 (Driver Configuration 2, 28h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:5	RFU	R	0x0	Reserved, write as 0x0.
4	DRV52DIS	R/W	0b	Disable signal for DXH2/DRL2 high-side, low-side or both. Used for PWM pulse cycle-by-cycle current limit: 0b: do not assert disable signal 1b: assert disable signal
3	DRV41DIS	R/W	0b	Disable signal for DXH1/DRL1 high-side, low-side or both. Used for PWM pulse cycle-by-cycle current limit: 0b: do not assert disable signal 1b: assert disable signal
2	DRV30DIS	R/W	0b	Disable signal for DXH0/DRL0 high-side, low-side or both. Used for PWM pulse cycle-by-cycle current limit: 0b: do not assert disable signal 1b: assert disable signal
1	LPCBCLS	R/W	0b	Control signal for low-side gate drivers disable. Used for PWM pulse cycle-by-cycle current limit: 0b: Do not disable 1b: Disable when commanded
0	LPCBCHS	R/W	0b	Control signal for high-side gate drivers disable. Used for PWM pulse cycle-by-cycle current limit: 0b: Do not disable 1b: Disable when commanded

11.13.3 SOC.CFGDRV3

Register 11-3 SOC.CFGDRV3 (Driver Configuration 3, 29h)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7	HP54CBCM	R/W	0b	Enable signal for HPROT54 for PWM pulse cycle-by-cycle current limit: 0b: enabled 1b: not enabled
6	LP54CBCM	R/W	0b	Enable signal for LPROT54 for PWM pulse cycle-by-cycle current limit: 0b: enabled 1b: not enabled
5	HP32CBCM	R/W	0b	Enable signal for HPROT32 for PWM pulse cycle-by-cycle current limit: 0b: enabled 1b: not enabled
4	LP32CBCM	R/W	0b	Enable signal for LPROT32 for PWM pulse cycle-by-cycle current limit: 0b: enabled 1b: not enabled
3	HP10CBCM	R/W	0b	Enable signal for HPROT10 for PWM pulse cycle-by-cycle current limit: 0b: enabled 1b: not enabled
2	LP10CBCM	R/W	0b	Enable signal for LPROT10 for PWM pulse cycle-by-cycle current limit: 0b: enabled 1b: not enabled
1:0	RFU	R	0b	Reserved, write as 0.

11.13.4 SOC.STATDRV

Register 11-4 SOC.STATDRV (Driver Status, 2Ah)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:6	RFU	R	0x0	Reserved, write as 0x0.
5	DRV52DISSTAT	R	0b	Real-time status of DRV52DIS signal: 0b: Driver disable inactive 1b: Driver disable active
4	DRV41DISSTAT	R	0b	Real-time status of DRV41DIS signal: 0b: Driver disable inactive 1b: Driver disable active
3	DRV30DISSTAT	R	0b	Real-time status of DRV30DIS signal: 0b: Driver disable inactive 1b: Driver disable active
2	DRV52DIS	R	0b	Latched status of DRV52DIS signal. To clear, write this bit to a 1b: 0b: No driver disable event 1b: Driver disable event occurred
1	DRV32DIS	R	0b	Latched status of DRV32DIS signal. To clear, write this bit to a 1b: 0b: No driver disable event 1b: Driver disable event occurred
0	DRV10DIS	R	0b	Latched status of DRV10DIS signal. To clear, write this bit to a 1b: 0b: No driver disable event 1b: Driver disable event occurred

11.13.5 SOC.CFGDRV4

Register 11-5 SOC.CFGDRV4 (Driver Configuration 4, 7Bh)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:2	RFU	R	0x0	Reserved, write as 0x0.
1	VPUVLOQUAL	R/W	0b	VP UVLO Power-OK qualify: 0b: VP UVLO determined by just VP threshold 1b: VP UVLO determined by VP threshold and VP power-OK threshold
0	PRECHARGE	R/W	0b	Boot-strap pre-charge: 1b: enabled 0b: disabled

11.13.6 SOC.DRV_FLT

Register 11-6 SOC.DRV_FLT (Driver Fault Flag, 7Ch)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:1	RFU	R	0b	Reserved
0	DRV_FLT	R	0b	Driver fault flag: 0b: no flag 1b: flag

11.13.7 SOC.ENDRV

Register 11-7 SOC.ENDRV (Driver Manager Enable, 7Dh)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:2	RFU	R	0x0	Reserved, write as 0.
1	DRVFLTEN	R/W	0b	Driver Fault Detection Enabled: 0b: Disabled 1b: Enabled
0	ENDRV	R/W	0b	Driver Manager Enable: 0b: Disable 1b: Enable

11.13.8 SOC.WDTPASS

Register 11-8 SOC.WDTPASS (WDT Password, 7Eh)

BIT	NAME	ACCESS	RESET	DESCRIPTION
7:0	WDTPASS	R/W	0x0	To reset the SOC Watchdog Timer, write this field to ACh.

12 LEGAL INFORMATION

Copyright © 2019 Active-Semi, Inc. All rights reserved.

All information provided in this document is subject to legal disclaimers.

Active-Semi reserves the right to modify its products, circuitry or product specifications without notice. Active-Semi products are not intended, designed, warranted or authorized for use as critical components in life-support, life-critical or safety-critical devices, systems, or equipment, nor in applications where failure or malfunction of any Active-Semi product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Active-Semi accepts no liability for inclusion and/or use of its products in such equipment or applications. Active-Semi does not assume any liability arising out of the use of any product, circuit, or any information described in this document. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of Active-Semi or others. Active-Semi assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein. Customers should evaluate each product to make sure that it is suitable for their applications. Customers are responsible for the design, testing, and operation of their applications and products using Active-Semi products. Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. All products are sold subject to Active-Semi's terms and conditions of sale supplied at the time of order acknowledgment. Exportation of any Active-Semi product may be subject to export control laws.

Active-Semi®, the Active-Semi logo and Power Application Controller® are registered trademarks of Active-Semi, Inc.

Solutions for Sustainability™, Micro Application Controller™, Multi-Mode Power Manager™, Configurable Analog Front End™, and Application Specific Power Drivers™ are trademarks of Active-Semi, Inc.

Arm® and Cortex® are registered trademarks of ARM Limited. All referenced brands and trademarks are the property of their respective owners.

For more information on this and other products, contact sales@active-semi.com or visit www.active-semi.com.