


## DATASHEET

## UJ4SC075010L8S



Part Number	Package	Marking
UJ4SC075010L8S	MO-229	UJ4SC075010L8S



## 750V-10.7mΩ SiC FET

Rev. B, November 2023

## Description

The UJ4SC075010L8S is a 750V, 10.7mΩ G4 SiC FET. It is based on a unique ‘cascode’ circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device’s standard gate-drive characteristics allows use of off-the-shelf gate drivers hence requiring minimal re-design when replacing Si IGBTs, Si superjunction devices or SiC MOSFETs. Available in the space-saving MO-229 package which enables automated assembly, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads and any application requiring standard gate drive.

## Features

- ◆ On-resistance  $R_{DS(on)}$ : 10.7mΩ (typ)
- ◆ Operating temperature: 175°C (max)
- ◆ Excellent reverse recovery:  $Q_{rr} = 274\text{nC}$
- ◆ Low body diode  $V_{FSD}$ : 1.1V
- ◆ Low gate charge:  $Q_G = 75\text{nC}$
- ◆ Threshold voltage  $V_{G(th)}$ : 4.5V (typ) allowing 0 to 15V drive
- ◆ Low intrinsic capacitance
- ◆ ESD protected, HBM class 2
- ◆ MO-229 package for faster switching, clean gate waveforms

## Typical applications

- ◆ Solid state relays and circuit-breakers
- ◆ Line rectification and active-bridge rectification circuits in AC/DC front-ends
- ◆ EV charging
- ◆ PV inverters
- ◆ Switch mode power supplies
- ◆ Power factor correction modules
- ◆ Motor drives
- ◆ Induction heating

## Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	$V_{DS}$		750	V
Gate-source voltage	$V_{GS}$	DC	-20 to +20	V
		AC ( $f > 1\text{Hz}$ )	-25 to +25	V
Continuous drain current <sup>1</sup>	$I_D$	$T_C < 75^\circ\text{C}$	106	A
		$T_C = 100^\circ\text{C}$	92	A
Pulsed drain current <sup>2</sup>	$I_{DM}$	$T_C = 25^\circ\text{C}$	300	A
Single pulsed avalanche energy <sup>3</sup>	$E_{AS}$	$L=15\text{mH}, I_{AS} = 4.5\text{A}$	151	mJ
SiC FET dv/dt ruggedness	dv/dt	$V_{DS} [ 500\text{V}$	100	V/ns
Power dissipation	$P_{tot}$	$T_C = 25^\circ\text{C}$	556	W
Maximum junction temperature	$T_{J,max}$		175	$^\circ\text{C}$
Operating and storage temperature	$T_J, T_{STG}$		-55 to 175	$^\circ\text{C}$
Reflow soldering temperature	$T_{solder}$	reflow MSL 1	260	$^\circ\text{C}$

1. Limited by bondwires

2. Pulse width  $t_p$  limited by  $T_{J,max}$

3. Starting  $T_J = 25^\circ\text{C}$

## Thermal Characteristics

Parameter	Symbol	Test Conditions	Value			Units
			Min	Typ	Max	
Thermal resistance, junction-to-case	$R_{\theta JC}$			0.21	0.27	$^\circ\text{C}/\text{W}$

## Electrical Characteristics ( $T_J = +25^\circ\text{C}$ unless otherwise specified)

### Typical Performance - Static

Parameter	Symbol	Test Conditions	Value			Units
			Min	Typ	Max	
Drain-source breakdown voltage	$\text{BV}_{\text{DS}}$	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=1\text{mA}$	750			V
Total drain leakage current	$I_{\text{DSS}}$	$V_{\text{DS}}=750\text{V}, V_{\text{GS}}=0\text{V}, T_J=25^\circ\text{C}$		3.5	60	$\mu\text{A}$
		$V_{\text{DS}}=750\text{V}, V_{\text{GS}}=0\text{V}, T_J=175^\circ\text{C}$		45		
Total gate leakage current	$I_{\text{GSS}}$	$V_{\text{DS}}=0\text{V}, T_J=25^\circ\text{C}, V_{\text{GS}}=-20\text{V} / +20\text{V}$		2	20	$\mu\text{A}$
Drain-source on-resistance	$R_{\text{DS(on)}}$	$V_{\text{GS}}=12\text{V}, I_{\text{D}}=60\text{A}, T_J=25^\circ\text{C}$		10.7	14.2	$\text{m}\Omega$
		$V_{\text{GS}}=12\text{V}, I_{\text{D}}=60\text{A}, T_J=125^\circ\text{C}$		18.1		
		$V_{\text{GS}}=12\text{V}, I_{\text{D}}=60\text{A}, T_J=175^\circ\text{C}$		24		
Gate threshold voltage	$V_{\text{G(th)}}$	$V_{\text{DS}}=5\text{V}, I_{\text{D}}=10\text{mA}$	3.5	4.5	5.5	V
Gate resistance	$R_{\text{G}}$	f=1MHz, open drain		2.3		$\Omega$

### Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions	Value			Units
			Min	Typ	Max	
Diode continuous forward current <sup>1</sup>	$I_{\text{S}}$	$T_C < 75^\circ\text{C}$			106	A
Diode pulse current <sup>2</sup>	$I_{\text{S,pulse}}$	$T_C=25^\circ\text{C}$			300	A
Forward voltage	$V_{\text{FSD}}$	$V_{\text{GS}}=0\text{V}, I_{\text{S}}=30\text{A}, T_J=25^\circ\text{C}$		1.1	1.24	V
		$V_{\text{GS}}=0\text{V}, I_{\text{S}}=30\text{A}, T_J=175^\circ\text{C}$		1.2		
Reverse recovery charge	$Q_{\text{rr}}$	$V_{\text{DS}}=400\text{V}, I_{\text{S}}=60\text{A}, V_{\text{GS}}=0\text{V}, R_{\text{G}}=30\Omega, \text{di}/\text{dt}=2500\text{A}/\mu\text{s}, T_J=25^\circ\text{C}$		274		nC
Reverse recovery time	$t_{\text{rr}}$			18.5		ns
Reverse recovery charge	$Q_{\text{rr}}$	$V_{\text{DS}}=400\text{V}, I_{\text{S}}=60\text{A}, V_{\text{GS}}=0\text{V}, R_{\text{G}}=30\Omega, \text{di}/\text{dt}=2500\text{A}/\mu\text{s}, T_J=150^\circ\text{C}$		290		nC
Reverse recovery time	$t_{\text{rr}}$			20		ns

## Typical Performance - Dynamic

Parameter	Symbol	Test Conditions	Value			Units
			Min	Typ	Max	
Input capacitance	$C_{iss}$	$V_{DS}=400V, V_{GS}=0V$ $f=100kHz$		3245		pF
Output capacitance	$C_{oss}$			178		
Reverse transfer capacitance	$C_{rss}$			1.2		
Effective output capacitance, energy related	$C_{oss(er)}$	$V_{DS}=0V$ to $400V$ , $V_{GS}=0V$		225		pF
Effective output capacitance, time related	$C_{oss(tr)}$	$V_{DS}=0V$ to $400V$ , $V_{GS}=0V$		470		pF
$C_{oss}$ stored energy	$E_{oss}$	$V_{DS}=400V, V_{GS}=0V$		18		$\mu J$
Total gate charge	$Q_G$	$V_{DS}=400V, I_D=60A$ , $V_{GS} = -0V$ to $15V$		75		nC
Gate-drain charge	$Q_{GD}$			13		
Gate-source charge	$Q_{GS}$			22		
Turn-on delay time	$t_{d(on)}$	Notes 4 and 5, $V_{DS}=400V, I_D=60A$ , Gate Driver =0V to +15V, Turn-on $R_{G,EXT}=1\Omega$ , Turn-off $R_{G,EXT}=5\Omega$ , inductive Load, FWD: same device with $V_{GS} = 0V$ and $R_G = 5\Omega$ , RC snubber: $R_S=5\Omega$ and $C_S=440pF$ , $T_J=25^\circ C$		17.6		ns
Rise time	$t_r$			22.4		
Turn-off delay time	$t_{d(off)}$			65		
Fall time	$t_f$			12.8		
Turn-on energy including $R_S$ energy	$E_{ON}$			173		
Turn-off energy including $R_S$ energy	$E_{OFF}$			132		
Total switching energy	$E_{TOTAL}$			305		
Snubber $R_S$ energy during turn-on	$E_{RS\_ON}$			11		
Snubber $R_S$ energy during turn-off	$E_{RS\_OFF}$	Notes 4 and 5, $V_{DS}=400V, I_D=60A$ , Gate Driver =0V to +15V, Turn-on $R_{G,EXT}=1\Omega$ , Turn-off $R_{G,EXT}=5\Omega$ , inductive Load, FWD: same device with $V_{GS} = 0V$ and $R_G = 5\Omega$ , RC snubber: $R_S=5\Omega$ and $C_S=440pF$ , $T_J=150^\circ C$		37		$\mu J$
Turn-on delay time	$t_{d(on)}$			18		
Rise time	$t_r$			25		
Turn-off delay time	$t_{d(off)}$			68		
Fall time	$t_f$			13.6		
Turn-on energy including $R_S$ energy	$E_{ON}$			203		
Turn-off energy including $R_S$ energy	$E_{OFF}$			145		
Total switching energy	$E_{TOTAL}$			348		
Snubber $R_S$ energy during turn-on	$E_{RS\_ON}$	$R_S=5\Omega$ and $C_S=440pF$ , $T_J=150^\circ C$		11		$\mu J$
Snubber $R_S$ energy during turn-off	$E_{RS\_OFF}$			37		

4. Measured with the switching test circuit in Figure 26.

5. In this datasheet, all the switching energies (turn-on energy, turn-off energy and total energy) presented in the tables and Figures include the device RC snubber energy losses.

## Typical Performance Diagrams




Figure 1. Typical output characteristics at  $T_J = -55^\circ\text{C}$ ,  $tp < 250\mu\text{s}$




Figure 2. Typical output characteristics at  $T_J = 25^\circ\text{C}$ ,  $tp < 250\mu\text{s}$




Figure 3. Typical output characteristics at  $T_J = 175^\circ\text{C}$ ,  $tp < 250\mu\text{s}$




Figure 4. Normalized on-resistance vs. temperature at  $V_{GS} = 12\text{V}$  and  $I_D = 60\text{A}$




Figure 5. Typical drain-source on-resistances at  $V_{GS} = 12\text{V}$




Figure 6. Typical transfer characteristics at  $V_{DS} = 5\text{V}$




Figure 7. Threshold voltage vs. junction temperature at  $V_{DS} = 5\text{V}$  and  $I_D = 10\text{mA}$




Figure 8. Typical gate charge at  $I_D = 60\text{A}$




Figure 9. 3rd quadrant characteristics at  $T_J = -55^\circ\text{C}$




Figure 10. 3rd quadrant characteristics at  $T_J = 25^\circ\text{C}$




Figure 11. 3rd quadrant characteristics at  $T_J = 175^\circ\text{C}$




Figure 12. Typical stored energy in  $C_{OSS}$  at  $V_{GS} = 0\text{V}$




Figure 13. Typical capacitances at  $f = 100\text{kHz}$  and  $V_{GS} = 0\text{V}$




Figure 14. DC drain current derating




Figure 15. Total power dissipation




Figure 16. Maximum transient thermal impedance




Figure 17. Safe operation area at  $T_C = 25^\circ\text{C}$ ,  $D = 0$ , Parameter  $t_p$




Figure 18. Reverse recovery charge  $Q_{rr}$  vs. junction temperature at  $V_{DS} = 400\text{V}$




Figure 19. Clamped inductive switching energy vs. drain current at  $V_{DS} = 400\text{V}$  and  $T_J = 25^\circ\text{C}$




Figure 20. RC snubber energy loss vs. drain current at  $V_{DS} = 400\text{V}$  and  $T_J = 25^\circ\text{C}$




Figure 21. Clamped inductive switching energy vs.  $R_{G,EXT}$  at  $V_{DS} = 400V$ ,  $I_D = 60A$ , and  $T_J = 25^\circ\text{C}$




Figure 22. RC snubber energy losses vs.  $R_{G,EXT}$  at  $V_{DS} = 400V$ ,  $I_D = 60A$ , and  $T_J = 25^\circ\text{C}$




Figure 23. Clamped inductive switching energy vs. Snubber Capacitance  $C_s$  at  $V_{DS} = 400V$ ,  $I_D = 60A$ , and  $T_J = 25^\circ\text{C}$




Figure 24. RC snubber energy loss vs. Snubber Capacitance  $C_s$  at  $V_{DS} = 400V$ ,  $I_D = 60A$ , and  $T_J = 25^\circ\text{C}$




Figure 25. Clamped inductive switching energies vs. junction temperature  $T_j$  at  $V_{DS} = 400V$ , and  $I_D = 60A$





Figure 26. Schematic of the half-bridge mode switching test circuit. Note, device snubber ( $R_s = 5\Omega$ ,  $C_s = 440pF$ ) and bus RC snubber ( $R_{BS} = 1\Omega$ ,  $C_{BS}=100nF$ ) is used to reduce the power loop high frequency oscillations.

## Package Outlines



Note:

1. All dimensions in millimeters
2. Dimensions does not include Burrs and Mold Flashes
3. Dimensions in compliance with JEDEC MO-299B except for backside heatsink exposed pad dimension, E1 and H1

Pin Designations:

- 1: Gate
- 2: Source Kelvin
- 3-8: Source

TO-LL		Value		
SYMBOL	Min	Nom	Max	
A	2.15	2.30	2.45	1.80 REF
A1	0.70	0.80	0.90	
b	9.65	9.80	9.95	
b1	1.10	1.20	1.30	
c	0.40	0.50	0.60	
D	10.18	10.38	10.58	
D1	10.98	11.08	11.18	
D2	3.15	3.30	3.45	
D4	4.40	4.55	4.70	
E	9.70	9.90	10.10	
E1	7.95	8.10	8.25	
E2	0.60	0.70	0.80	1.20 BSC
e				
H	11.48	11.68	11.88	
H1	6.80	6.95	7.10	
i	0.10	0.10	0.10	0.10 REF
j1	0.46	0.46	0.46	0.46 REF
j2	0.20	0.20	0.20	0.20 REF
K	2.80	2.80	2.80	2.80 REF
L	1.40	1.90	2.10	
L1	0.50	0.70	0.90	
L2	0.48	0.60	0.72	
L3	0.30	0.70	0.80	
Q	6.80	7.00	7.20	6.80 REF
R	3.00	3.10	3.20	
$\theta$	10°			

## Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ( $R_{DS(on)}$ ), output capacitance ( $C_{oss}$ ), gate charge ( $Q_G$ ), and reverse recovery charge ( $Q_{rr}$ ) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high  $dv/dt$  and  $di/dt$  rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see <https://www.qorvo.com/design-hub>.

A snubber circuit with a small  $R_{(G)}$ , or gate resistor, provides better EMI suppression with higher efficiency compared to using a high  $R_{(G)}$  value. There is no extra gate delay time when using the snubber circuitry, and a small  $R_{(G)}$  will better control both the turn-off  $V_{(DS)}$  peak spike and ringing duration, while a high  $R_{(G)}$  will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high  $R_{(G)}$ , while greatly reducing  $E_{(OFF)}$  from mid-to-full load range with only a small increase in  $E_{(ON)}$ . Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at <https://www.qorvo.com/design-hub>.

## Important notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.