August 3, 2018
This is the last blog in a three-part series explaining various aspects of electrostatic discharge (ESD) and ESD system design for mobile devices.
Typically, system designers add ESD protection using a trial-and-error approach. The downside? It isn’t sufficient to address robust system design using only component-level ESD specifications. The goal is to predict the ESD performance of the final handset design to create a foolproof, one-pass system design with ESD protection incorporated.
One of the best approaches is to use models to simulate the IEC 61000-4-2 contact discharge pulses, so that you can determine your ESD performance before spending time and money on actual design prototypes.
To do this, we use the system-efficient ESD design (SEED) approach. If you're interested in the details of SEED, you can read more in this Industry Council for ESD white paper, System Level ESD Part I: Common Misconceptions and Recommended Basic Approaches.
SEED is a co-design
methodology of on-board and on-chip ESD
protection that helps analyze and achieve system-level ESD robustness.
This approach requires a thorough understanding of the interactions between
the external ESD pulses, full system-level board design, and device pin
characteristics during an ESD stress event.
On-Board vs. On-Chip Protection
See Part 2 in this blog series for a breakdown of primary and secondary ESD protection, as well as strategies for protecting the RFFE.
SEED methodology requires modeling and simulating the various components
and traces of the system. At a high level, the steps to model and simulate
using SEED methodology include the following:
Modeling and Simulation
RF engineers today use several design tools. To name a few, these include:
Any of these tools will work for your ESD SEED simulations.
Let’s step through a simple example to show how to use SEED methodology to design your ESD protection.
To begin, you’ll need to determine the isolation impedance required in the system to ensure the peak ESD current and voltage reaching the IC pin is within the on-chip (secondary clamp) protection capabilities. This is done by creating a simulation using IEC stress models and transmission line pulse (TLP) data of on-board TVS components (primary clamping) and the IC interface pins (secondary clamp).
Ultimately, your goal is to verify what you need for ESD protection for the system. To do that, complete the following steps:
Let’s break down each step.
Load the model schematic of the RLC (resistor-inductor-capacitor) circuit as shown below into your simulation tool and verify that you get the waveform shown below. The model will simulate the ESD pulse. Note that some of the values may need tweaking to get that exact waveform.
Next, use the 3D Gerber layout files to evaluate the PC board traces. Place these files in the modeling software. Model the layout traces, such as the dimensions of the microstrip lines.
These components include the following:
After you’ve loaded all the components, you want to see what your result is. At this point, you’re determining what your IEC stress level is at your RFFE pin. If that level exceeds the capabilities of the internal IC protection, then you’ll need to add on-board ESD protection, such as blocking caps, TVS diodes, etc.
We covered different components and strategies for ESD protection in Part 2 of this blog series. Compare the individual protection components available to see what’s best to use for your design.
As an example, let’s say your simulation shows that your system needs additional on-board protection. The below image shows several components being reviewed by comparing data from TLP models. The orange line is the TLP model from an example Qorvo RFFE module port. The three other TLP models are the TVS components being evaluated. Based on the below TLP data, component 1 and 2 are the two best choices. They both meet our system requirement; however, when further analyzing the snap-back region, we choose component 1 because it triggers at a lower voltage. Triggering at a lower voltage means the TVS will be less likely to threaten our design by clipping our system signal performance.
Once we’ve selected the TVS component, it’s important to place it in the correct on-board location. As you can see in the graph below, moving the TVS closer to the ESD entry point provides the most optimum decrease in ESD energy. The PC board trace can increase and decrease the first peak current amplitude depending on the TVS location.
Once you’ve selected your ESD protection components (in our example, a TVS diode), you need to add them to the simulation, as shown below.
Now that all the data is loaded into your simulation, you can run the transient simulations, analyze the current/voltage profiles along the RF path, and tune for minimum residual values on the internal pins (i.e., the module pins) as well as for system performance.
Note: Compact simulators can support transient simulations using S-parameter data. S-parameter data can also be converted to lumped models when required.
The ultimate goal is that your system design will pass IEC stress testing. Different applications will require different components or strategies, but modeling them early in your design phases will help increase the likelihood of passing IEC certification.
Once your design passes the simulation, you can lay out your final system PC board. The difference with SEED is that you wait until after you’ve simulated and modeled the on-board ESD protection to lay out the system PC board — not early in the design phase.
SEED enables a better view into the system's performance and the capabilities of the IC ESD design. The IV-TLP curves provide the needed information about the on-chip, on-module and on-board ESD capabilities. When adding the transient simulations to the picture, you can evaluate the overall behavior of the on-chip and on-board ESD protection devices and how they perform together under system-level ESD stress. This allows you to build an optimal co-design with confidence from the initial stages of the hardware development — which ultimately increases efficiency and reduces overall design cost.
This tutorial video provides a basic understanding of SEED methodology, ESD components and best practices for mobile system design. Learn how to apply SEED methodology with step-by-step examples within your mobile design. Watch Now >
Read all the blogs in our series about overcoming ESD challenges in mobile devices:
Have another topic that you would like Qorvo experts to cover? Email your suggestions to the Qorvo Blog team and it could be featured in an upcoming post. Please include your contact information in the body of the email.
Interested in our high-performance solutions for mobile products? Contact us to learn more.